mediroozmeh / FPGA_BitonicSorting
Implementation of BitonicSorting algorithm on FPGA through SDAccel using Opencl as source code
☆17Updated 8 years ago
Alternatives and similar repositories for FPGA_BitonicSorting:
Users that are interested in FPGA_BitonicSorting are comparing it to the libraries listed below
- FACE: Fast and Customizable Sorting Accelerator☆11Updated 8 years ago
- gem5 simulator with a gpgpu+graphics GPU model☆55Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated last year
- ☆91Updated last year
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆88Updated 6 months ago
- ☆43Updated 5 years ago
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆31Updated last year
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆106Updated last year
- Ventus GPGPU ISA Simulator Based on Spike☆42Updated last month
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- ☆29Updated this week
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆70Updated 5 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆31Updated 3 months ago
- Spector: An OpenCL FPGA Benchmark Suite☆45Updated 6 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆51Updated 5 years ago
- HLS-based Graph Processing Framework on FPGAs☆145Updated 2 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆23Updated 2 years ago
- Heterogeneous simulator for DECADES Project☆32Updated 10 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆24Updated this week
- A DSL for Systolic Arrays☆78Updated 6 years ago
- Support for Rocket Chip on Zynq FPGAs☆40Updated 5 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆51Updated 6 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆120Updated 5 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago