mediroozmeh / FPGA_BitonicSortingLinks
Implementation of BitonicSorting algorithm on FPGA through SDAccel using Opencl as source code
☆17Updated 8 years ago
Alternatives and similar repositories for FPGA_BitonicSorting
Users that are interested in FPGA_BitonicSorting are comparing it to the libraries listed below
Sorting:
- FACE: Fast and Customizable Sorting Accelerator☆11Updated 9 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- gem5 simulator with a gpgpu+graphics GPU model☆58Updated 5 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆108Updated 2 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆97Updated 3 months ago
- ☆46Updated 5 years ago
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆30Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- ☆47Updated last year
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- ☆35Updated 6 months ago
- Fast and accurate DRAM power and energy estimation tool☆179Updated this week
- cycle accurate Network-on-Chip Simulator☆30Updated 2 years ago
- ☆183Updated last week
- ☆97Updated last year
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆51Updated 6 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆17Updated 4 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 3 months ago
- HLS branch of Halide☆78Updated 7 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- FPGA version of Rodinia in HLS C/C++☆40Updated 4 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆117Updated 3 months ago
- HLS-based Graph Processing Framework on FPGAs☆149Updated 3 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆54Updated 7 years ago
- Support for Rocket Chip on Zynq FPGAs☆40Updated 6 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆19Updated 6 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago