mediroozmeh / FPGA_BitonicSorting
Implementation of BitonicSorting algorithm on FPGA through SDAccel using Opencl as source code
☆17Updated 8 years ago
Alternatives and similar repositories for FPGA_BitonicSorting:
Users that are interested in FPGA_BitonicSorting are comparing it to the libraries listed below
- FACE: Fast and Customizable Sorting Accelerator☆11Updated 8 years ago
- ☆91Updated last year
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆31Updated 2 years ago
- gem5 simulator with a gpgpu+graphics GPU model☆56Updated 4 years ago
- Fast and accurate DRAM power and energy estimation tool☆156Updated this week
- Spector: An OpenCL FPGA Benchmark Suite☆47Updated 6 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- upstream: https://github.com/RALC88/gem5☆31Updated last year
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆106Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- FPGA version of Rodinia in HLS C/C++☆35Updated 4 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆89Updated last month
- ☆46Updated last year
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆40Updated 9 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 5 years ago
- HLS-based Graph Processing Framework on FPGAs☆144Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆90Updated 7 months ago
- MAERI public release☆31Updated 3 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 2 years ago
- Support for Rocket Chip on Zynq FPGAs☆40Updated 6 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆65Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆121Updated 5 years ago
- A DSL for Systolic Arrays☆78Updated 6 years ago
- Universal number Posit HDL Arithmetic Architecture generator☆57Updated 5 years ago