mediroozmeh / FPGA_BitonicSorting
Implementation of BitonicSorting algorithm on FPGA through SDAccel using Opencl as source code
☆15Updated 7 years ago
Related projects: ⓘ
- FACE: Fast and Customizable Sorting Accelerator☆11Updated 8 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆38Updated 4 years ago
- A polyhedral compiler for hardware accelerators☆55Updated last month
- Spector: An OpenCL FPGA Benchmark Suite☆43Updated 5 years ago
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆29Updated last year
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆26Updated 4 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆41Updated 3 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆62Updated 4 years ago
- Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs☆17Updated 6 years ago
- gem5 simulator with a gpgpu+graphics GPU model☆46Updated 4 years ago
- ☆14Updated 3 years ago
- C++17 implementation of an AST for Verilog code generation☆24Updated last year
- FPGA version of Rodinia in HLS C/C++☆32Updated 3 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆25Updated 7 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆45Updated 4 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆23Updated 4 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 6 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago
- RISC-V GPGPU☆34Updated 4 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆17Updated this week
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆52Updated 4 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆35Updated 5 years ago
- Networking Template Library for Vivado HLS☆28Updated 4 years ago
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆36Updated 3 months ago
- RISC-V Virtual Prototype☆35Updated 2 years ago
- A parallel and distributed simulator for thousand-core chips☆22Updated 6 years ago
- Fork of Hipacc generating code for Vivado HLS and Altera OpenCL☆24Updated 5 years ago
- ☆19Updated this week
- Custom BLAS and LAPACK Cross-Compilation Framework for RISC-V☆17Updated 4 years ago