mediroozmeh / FPGA_BitonicSortingLinks
Implementation of BitonicSorting algorithm on FPGA through SDAccel using Opencl as source code
☆17Updated 8 years ago
Alternatives and similar repositories for FPGA_BitonicSorting
Users that are interested in FPGA_BitonicSorting are comparing it to the libraries listed below
Sorting:
- FACE: Fast and Customizable Sorting Accelerator☆11Updated 8 years ago
- ☆91Updated last year
- gem5 simulator with a gpgpu+graphics GPU model☆56Updated 4 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆27Updated 2 weeks ago
- Fast and accurate DRAM power and energy estimation tool☆163Updated 2 weeks ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated 8 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆31Updated 2 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆94Updated 2 months ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆22Updated 4 years ago
- gem5 repository to study chiplet-based systems☆74Updated 6 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆36Updated 5 months ago
- Ventus GPGPU ISA Simulator Based on Spike☆43Updated last week
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16Updated 4 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- upstream: https://github.com/RALC88/gem5☆31Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆91Updated 8 months ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆56Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆71Updated 9 months ago
- GPGPU-Sim provides a detailed simulation model of a contemporary GPU running CUDA and/or OpenCL workloads and now includes an integrated…☆54Updated this week
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- ☆30Updated 2 months ago
- ☆35Updated 4 years ago
- RISC-V Matrix Specification☆22Updated 6 months ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆50Updated 6 years ago
- A Toy-Purpose TPU Simulator☆18Updated last year
- ☆44Updated 5 years ago