mediroozmeh / FPGA_BitonicSortingLinks
Implementation of BitonicSorting algorithm on FPGA through SDAccel using Opencl as source code
☆17Updated 9 years ago
Alternatives and similar repositories for FPGA_BitonicSorting
Users that are interested in FPGA_BitonicSorting are comparing it to the libraries listed below
Sorting:
- FACE: Fast and Customizable Sorting Accelerator☆11Updated 9 years ago
- gem5 simulator with a gpgpu+graphics GPU model☆61Updated 5 years ago
- FPGA version of Rodinia in HLS C/C++☆40Updated 5 years ago
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆40Updated last year
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆31Updated 2 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 6 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆17Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆101Updated 7 months ago
- ☆21Updated 7 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆40Updated 6 years ago
- Spector: An OpenCL FPGA Benchmark Suite☆49Updated 6 years ago
- ☆109Updated last year
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 5 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆43Updated 7 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆64Updated 2 years ago
- ☆82Updated 11 months ago
- Networking Template Library for Vivado HLS☆28Updated 5 years ago
- ☆42Updated 10 months ago
- Support for Rocket Chip on Zynq FPGAs☆40Updated 6 years ago
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆49Updated 2 weeks ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- A polyhedral compiler for hardware accelerators☆59Updated last year
- FastPath_MP: An FPGA-based multi-path architecture for direct access from FPGA to NVMe SSD☆36Updated 4 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆54Updated 7 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆117Updated 2 years ago
- Distributed Accelerator OS☆63Updated 3 years ago
- A heterogeneous architecture timing model simulator.☆174Updated 4 months ago