mediroozmeh / FPGA_BitonicSorting
Implementation of BitonicSorting algorithm on FPGA through SDAccel using Opencl as source code
☆16Updated 8 years ago
Alternatives and similar repositories for FPGA_BitonicSorting:
Users that are interested in FPGA_BitonicSorting are comparing it to the libraries listed below
- FACE: Fast and Customizable Sorting Accelerator☆11Updated 8 years ago
- Heterogeneous simulator for DECADES Project☆31Updated 7 months ago
- Spector: An OpenCL FPGA Benchmark Suite☆44Updated 5 years ago
- A parallel and distributed simulator for thousand-core chips☆22Updated 6 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- ☆88Updated 11 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆66Updated 5 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- Benchmarks for Accelerator Design and Customized Architectures☆117Updated 4 years ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆73Updated 2 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 5 years ago
- gem5 simulator with a gpgpu+graphics GPU model☆51Updated 4 years ago
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆37Updated 7 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- Multi2Sim source code☆123Updated 5 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆46Updated 2 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆49Updated 5 years ago
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆30Updated last year
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16Updated 3 years ago
- Tutorial Material from the SST Team☆18Updated 8 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆20Updated 5 months ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆49Updated 5 years ago
- ☆23Updated 3 months ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆58Updated last year
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- gem5 repository to study chiplet-based systems☆69Updated 5 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated last year
- FPGA version of Rodinia in HLS C/C++☆31Updated 4 years ago