he-actlab / polymathLinks
☆22Updated 11 months ago
Alternatives and similar repositories for polymath
Users that are interested in polymath are comparing it to the libraries listed below
Sorting:
- ☆14Updated 4 years ago
- ☆25Updated last year
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆25Updated last year
- A reference implementation of the Mind Mappings Framework.☆30Updated 4 years ago
- agile hardware-software co-design☆52Updated 4 years ago
- Domain-Specific Architecture Generator 2☆22Updated 3 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- EQueue Dialect☆42Updated 4 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- ☆14Updated last year
- Fibertree emulator☆16Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- ☆36Updated 4 years ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Updated 2 years ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆31Updated 2 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆21Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆24Updated 4 years ago
- ☆14Updated 3 years ago
- ☆32Updated 4 years ago
- A Toy-Purpose TPU Simulator☆21Updated last year
- ☆13Updated 2 years ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆18Updated 3 years ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆33Updated last year
- ☆42Updated 10 months ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Updated 4 years ago
- An HBM FPGA based SpMV Accelerator☆17Updated last year