TonyBrewer / OpenHT
Hybrid Threading Tool Set
☆14Updated 3 years ago
Related projects: ⓘ
- ☆23Updated 3 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆28Updated 2 years ago
- ordspecsim: The Swarm architecture simulator☆23Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆41Updated 3 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 3 years ago
- STONNE Simulator integrated into SST Simulator☆15Updated 5 months ago
- Accelerating SSSP for power-law graphs using an FPGA.☆21Updated 2 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆45Updated 2 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- Domain-Specific Architecture Generator 2☆20Updated last year
- Heterogeneous simulator for DECADES Project☆28Updated 3 months ago
- Stencil with Optimized Dataflow Architecture Compiler☆16Updated 4 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆17Updated 5 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆10Updated 6 months ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- A Dataflow library for graph analytics acceleration☆13Updated 8 years ago
- Graph accelerator on FPGAs and ASICs☆11Updated 6 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆18Updated 4 years ago
- Heterogenous ML accelerator☆15Updated 5 months ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆45Updated 4 years ago
- ☆56Updated last year
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆35Updated 5 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆26Updated last year
- DASS HLS Compiler☆26Updated 11 months ago
- ☆27Updated 5 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago
- ☆9Updated last year
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆47Updated 5 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆14Updated 8 months ago