TonyBrewer / OpenHT
Hybrid Threading Tool Set
☆15Updated 4 years ago
Alternatives and similar repositories for OpenHT
Users that are interested in OpenHT are comparing it to the libraries listed below
Sorting:
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- ☆23Updated 4 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- Documentation for the entire CGRAFlow☆19Updated 3 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- ☆57Updated last year
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated this week
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆24Updated 3 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆18Updated 6 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- The Chronos FPGA Framework to accelerate ordered applications☆22Updated 4 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 7 years ago
- ☆35Updated 4 years ago
- Graph accelerator on FPGAs and ASICs☆12Updated 6 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- Heterogeneous simulator for DECADES Project☆32Updated 11 months ago
- DASS HLS Compiler☆29Updated last year
- Synthetic Traffic Models Capturing a Full Range of Cache Coherent Behaviour☆14Updated 6 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated last year
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Updated 6 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- ☆16Updated 7 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆20Updated 9 years ago