TonyBrewer / OpenHT
Hybrid Threading Tool Set
☆15Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for OpenHT
- ☆23Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- ☆22Updated 3 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- Project repo for the POSH on-chip network generator☆43Updated last year
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 9 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- Introductory examples for using PYNQ with Alveo☆48Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆36Updated 6 months ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆46Updated 2 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆29Updated 2 years ago
- ☆57Updated last year
- DASS HLS Compiler☆27Updated last year
- ☆17Updated 6 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆22Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆63Updated 5 years ago
- ☆10Updated last year
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆37Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated last year
- ☆27Updated 5 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆116Updated 4 years ago
- Heterogeneous simulator for DECADES Project☆29Updated 5 months ago
- Accelerating SSSP for power-law graphs using an FPGA.☆21Updated 2 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago