akashlevy / pyxbar
Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations
☆11Updated 4 years ago
Related projects: ⓘ
- A RRAM addon for the NCSU FreePDK 45nm☆18Updated 2 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆12Updated 3 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 3 weeks ago
- ☆21Updated 4 years ago
- sram/rram/mram.. compiler☆26Updated last year
- Integration test for entire CGRA flow☆12Updated 4 years ago
- Documentation for the entire CGRAFlow☆17Updated 3 years ago
- ☆22Updated 3 years ago
- Ratatoskr NoC Simulator☆18Updated 3 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- Physical memristor/RRAM/resistive switching device SPICE compact model, that is able to accurately fit both unipolar/bipolar devices sett…☆38Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆38Updated 4 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆19Updated 3 years ago
- ☆19Updated 2 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆28Updated 4 months ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆13Updated 9 years ago
- Project repo for the POSH on-chip network generator☆41Updated last year
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆54Updated last year
- Open Source PHY v2☆23Updated 4 months ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆13Updated 3 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆9Updated 2 years ago
- AMC: Asynchronous Memory Compiler☆44Updated 4 years ago
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- CNN accelerator☆26Updated 7 years ago
- ☆37Updated 4 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆29Updated last month
- OpenDesign Flow Database☆15Updated 5 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆44Updated 7 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆26Updated last year