akashlevy / pyxbarLinks
Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations
☆13Updated 5 years ago
Alternatives and similar repositories for pyxbar
Users that are interested in pyxbar are comparing it to the libraries listed below
Sorting:
- This place provide different SRAM cells netlist to be simulated with HSpice tool in sub-20nm FinFET technologies.☆11Updated 4 years ago
- ☆27Updated 4 years ago
- Integration test for entire CGRA flow☆12Updated 5 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Updated 5 years ago
- Architecture for RRAM multilevel programming☆17Updated 7 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆24Updated 3 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆72Updated 3 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14Updated 11 years ago
- ☆29Updated 8 years ago
- Automatic generation of real number models from analog circuits☆45Updated last year
- SKY130 ReRAM and examples (SkyWater Provided)☆41Updated 3 years ago
- Open source process design kit for 28nm open process☆66Updated last year
- Documentation for the entire CGRAFlow☆19Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆64Updated 2 weeks ago
- CNN accelerator☆27Updated 8 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 5 months ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- Project repo for the POSH on-chip network generator☆51Updated 7 months ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆26Updated last year
- ☆25Updated last year
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago
- Physical memristor/RRAM/resistive switching device SPICE compact model, that is able to accurately fit both unipolar/bipolar devices sett…☆46Updated 6 years ago
- Design of 6T, 8T and 10T SRAM Cells with Static Noise Margin Analysis☆18Updated 2 years ago
- Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectu…☆16Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- ☆33Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- sram/rram/mram.. compiler☆42Updated 2 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆53Updated 8 years ago
- LibreSilicon's Standard Cell Library Generator☆20Updated last week