akashlevy / pyxbar
Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations
☆12Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for pyxbar
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆12Updated 4 years ago
- sram/rram/mram.. compiler☆29Updated last year
- A RRAM addon for the NCSU FreePDK 45nm☆20Updated 2 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆55Updated 2 years ago
- Physical memristor/RRAM/resistive switching device SPICE compact model, that is able to accurately fit both unipolar/bipolar devices sett…☆38Updated 5 years ago
- Architecture for RRAM multilevel programming☆16Updated 6 years ago
- Open Source PHY v2☆25Updated 6 months ago
- Ratatoskr NoC Simulator☆21Updated 3 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆33Updated 6 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆21Updated 3 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆31Updated 2 weeks ago
- ☆39Updated 4 years ago
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- ☆29Updated 4 years ago
- ☆50Updated 3 weeks ago
- Documentation for the entire CGRAFlow☆18Updated 3 years ago
- An open-source Ternary Content Addressable Memory (TCAM) compiler.☆20Updated 4 months ago
- OpenDesign Flow Database☆16Updated 6 years ago
- ☆23Updated 3 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆37Updated 5 years ago
- Project repo for the POSH on-chip network generator☆43Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- A list of our chiplet simulaters☆21Updated 3 years ago
- An infrastructure for integrated EDA☆38Updated last year
- AMC: Asynchronous Memory Compiler☆46Updated 4 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆23Updated 4 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 2 months ago
- ☆24Updated 7 months ago