akashlevy / pyxbar
Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations
☆13Updated 5 years ago
Alternatives and similar repositories for pyxbar:
Users that are interested in pyxbar are comparing it to the libraries listed below
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆64Updated 2 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆36Updated 6 months ago
- sram/rram/mram.. compiler☆32Updated last year
- Physical memristor/RRAM/resistive switching device SPICE compact model, that is able to accurately fit both unipolar/bipolar devices sett…☆41Updated 5 years ago
- Architecture for RRAM multilevel programming☆16Updated 6 years ago
- Open source process design kit for 28nm open process☆51Updated 11 months ago
- ☆43Updated 5 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆32Updated last month
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆22Updated 3 years ago
- ☆25Updated 11 months ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆12Updated 4 years ago
- Ratatoskr NoC Simulator☆24Updated 3 years ago
- ☆34Updated 5 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- Documentation for the entire CGRAFlow☆19Updated 3 years ago
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆23Updated 3 months ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆25Updated 5 years ago
- ☆25Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- ☆26Updated 5 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- An open-source 3D IC design platform that leverages existing open EDA tools while incorporating tailored abstractions and customizations …☆22Updated 5 months ago
- Dataset for ML-guided Accelerator Design☆36Updated 4 months ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆11Updated 10 years ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Updated 2 years ago
- SRAM☆21Updated 4 years ago