akashlevy / pyxbarLinks
Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations
☆13Updated 6 years ago
Alternatives and similar repositories for pyxbar
Users that are interested in pyxbar are comparing it to the libraries listed below
Sorting:
- This place provide different SRAM cells netlist to be simulated with HSpice tool in sub-20nm FinFET technologies.☆12Updated 5 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆77Updated 3 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆25Updated 4 years ago
- ☆27Updated 4 years ago
- sram/rram/mram.. compiler☆45Updated 2 years ago
- Open source process design kit for 28nm open process☆72Updated last year
- Physical memristor/RRAM/resistive switching device SPICE compact model, that is able to accurately fit both unipolar/bipolar devices sett…☆47Updated 6 years ago
- Architecture for RRAM multilevel programming☆17Updated 7 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆79Updated 2 months ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆15Updated 11 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Updated 5 years ago
- SKY130 ReRAM and examples (SkyWater Provided)☆44Updated 3 years ago
- Integration test for entire CGRA flow☆12Updated 6 years ago
- Automatic generation of real number models from analog circuits☆48Updated last year
- AMC: Asynchronous Memory Compiler☆52Updated 5 years ago
- CNN accelerator☆29Updated 8 years ago
- Project repo for the POSH on-chip network generator☆52Updated 10 months ago
- EE 260 Winter 2017: Advanced VLSI Design☆68Updated 9 years ago
- SRAM☆22Updated 5 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆35Updated 7 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆48Updated 2 weeks ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆27Updated 6 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14Updated 11 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆25Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Updated 3 years ago
- Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET☆29Updated 5 years ago
- ☆33Updated 6 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Updated 2 years ago