akashlevy / pyxbarLinks
Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations
☆13Updated 5 years ago
Alternatives and similar repositories for pyxbar
Users that are interested in pyxbar are comparing it to the libraries listed below
Sorting:
- Integration test for entire CGRA flow☆12Updated 5 years ago
- ☆25Updated 4 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- Project repo for the POSH on-chip network generator☆49Updated 4 months ago
- Documentation for the entire CGRAFlow☆19Updated 3 years ago
- Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectu…☆15Updated 4 years ago
- ☆44Updated 5 years ago
- Open Source PHY v2☆29Updated last year
- AMC: Asynchronous Memory Compiler☆50Updated 5 years ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆69Updated 2 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Updated 4 years ago
- Open source process design kit for 28nm open process☆60Updated last year
- CNN accelerator☆27Updated 8 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- Ratatoskr NoC Simulator☆27Updated 4 years ago
- ☆27Updated 5 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆13Updated 4 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆12Updated 11 years ago
- ☆27Updated 7 years ago
- A configurable SRAM generator☆53Updated last month
- Library of open source Process Design Kits (PDKs)☆49Updated this week
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆16Updated 11 months ago
- HLS project modeling various sparse accelerators.☆13Updated 3 years ago
- Automatic generation of real number models from analog circuits☆42Updated last year
- sram/rram/mram.. compiler☆37Updated last year