akashlevy / pyxbarLinks
Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations
☆13Updated 5 years ago
Alternatives and similar repositories for pyxbar
Users that are interested in pyxbar are comparing it to the libraries listed below
Sorting:
- This place provide different SRAM cells netlist to be simulated with HSpice tool in sub-20nm FinFET technologies.☆12Updated 5 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆24Updated 4 years ago
- ☆27Updated 4 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆76Updated 3 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14Updated 11 years ago
- Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectu…☆16Updated 4 years ago
- Integration test for entire CGRA flow☆12Updated 5 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Updated 5 years ago
- Open source process design kit for 28nm open process☆72Updated last year
- Library of open source Process Design Kits (PDKs)☆64Updated this week
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆11Updated 3 years ago
- EDA physical synthesis optimization kit☆64Updated 2 years ago
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Updated 7 years ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆32Updated last year
- Project repo for the POSH on-chip network generator☆52Updated 9 months ago
- CNN accelerator☆28Updated 8 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆34Updated 7 months ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆14Updated 2 years ago
- Automatic generation of real number models from analog circuits☆47Updated last year
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 3 years ago
- SKY130 ReRAM and examples (SkyWater Provided)☆42Updated 3 years ago
- Dataset for ML-guided Accelerator Design☆43Updated last year
- Physical memristor/RRAM/resistive switching device SPICE compact model, that is able to accurately fit both unipolar/bipolar devices sett…☆46Updated 6 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 8 years ago
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆17Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆55Updated 8 years ago
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago