akashlevy / pyxbarLinks
Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations
☆13Updated 5 years ago
Alternatives and similar repositories for pyxbar
Users that are interested in pyxbar are comparing it to the libraries listed below
Sorting:
- This place provide different SRAM cells netlist to be simulated with HSpice tool in sub-20nm FinFET technologies.☆10Updated 4 years ago
- ☆27Updated 4 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆12Updated 11 years ago
- ☆44Updated 5 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 3 years ago
- Automatic generation of real number models from analog circuits☆45Updated last year
- ☆33Updated 5 years ago
- Open source process design kit for 28nm open process☆64Updated last year
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Updated 5 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- Documentation for the entire CGRAFlow☆19Updated 4 years ago
- Open Source PHY v2☆31Updated last year
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 4 months ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- ☆36Updated 4 years ago
- ☆27Updated 5 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Updated 2 years ago
- Integration test for entire CGRA flow☆12Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆70Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆60Updated last year
- Library of open source Process Design Kits (PDKs)☆54Updated this week
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Updated last week
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 8 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- ☆29Updated 8 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- CNN accelerator☆27Updated 8 years ago
- Fast Floating Point Operators for High Level Synthesis☆21Updated 2 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago