ARM-software / DeepFreeze
☆40Updated 5 years ago
Alternatives and similar repositories for DeepFreeze:
Users that are interested in DeepFreeze are comparing it to the libraries listed below
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 3 weeks ago
- ☆57Updated 4 years ago
- MAESTRO binary release☆22Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- ☆70Updated 5 years ago
- MAERI public release☆31Updated 3 years ago
- ☆71Updated 2 years ago
- ☆33Updated 6 years ago
- ☆87Updated 9 months ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Tutorials on HLS Design☆51Updated 5 years ago
- Designs for finalist teams of the DAC System Design Contest☆36Updated 4 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- ☆57Updated last year
- A DSL for Systolic Arrays☆79Updated 6 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆50Updated 2 weeks ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- ☆27Updated 5 years ago
- HLS for Networks-on-Chip☆33Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- CNN accelerator☆28Updated 7 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- ☆3Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆69Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- ☆35Updated 3 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆27Updated 6 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆55Updated 3 years ago