☆39Dec 10, 2019Updated 6 years ago
Alternatives and similar repositories for DeepFreeze
Users that are interested in DeepFreeze are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Training neural networks with 8-bit computations☆28Apr 11, 2016Updated 10 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆15Aug 26, 2021Updated 5 years ago
- MAESTRO binary release☆23Nov 14, 2019Updated 6 years ago
- Theia: ray graphic processing unit☆22Jul 17, 2014Updated 12 years ago
- MAERI public release☆33Sep 8, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆11Mar 16, 2022Updated 4 years ago
- ☆13Feb 24, 2021Updated 5 years ago
- Stencil with Optimized Dataflow Architecture☆18Feb 27, 2024Updated 2 years ago
- ☆17Oct 18, 2020Updated 6 years ago
- ☆10May 26, 2023Updated 3 years ago
- Verilog and Python drivers and APIs for Neurram 48-core chip☆45May 17, 2022Updated 4 years ago
- CMSIS DSP Library for PULPino microcontroller☆24Aug 16, 2018Updated 8 years ago
- Synthesizable Higher-Order Functions (Patterns) for C++☆18Oct 3, 2018Updated 8 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 7 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- McPAT modeling framework☆13Oct 18, 2014Updated 12 years ago
- ☆386May 11, 2023Updated 3 years ago
- ☆18Feb 13, 2021Updated 5 years ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆12Feb 13, 2017Updated 9 years ago
- Aiming at an AI Chip based on RISC-V and NVDLA.☆21Mar 8, 2018Updated 8 years ago
- Networking Template Library for Vivado HLS☆30Jul 12, 2020Updated 6 years ago
- Designed a closed page policy memory controller following the timing specifications for DDR3 DRAM in system verilog. Was responsible for …☆11Mar 4, 2020Updated 6 years ago
- 🧠 Benchmark facility to train networks on different datasets for PyTorch/Brevitas☆27Jul 28, 2026Updated 3 months ago
- Example implementation of the Alexa Voice Service Integration for AWS IoT Core for Arm Cortex-M series processors.☆12Feb 24, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 7 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆24Jul 29, 2022Updated 4 years ago
- ☆15May 29, 2018Updated 8 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated 2 years ago
- ☆18Sep 2, 2020Updated 6 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆22Dec 10, 2018Updated 7 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 12 years ago
- ☆13Sep 22, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 11 years ago
- HLS for Networks-on-Chip☆41Feb 18, 2021Updated 5 years ago
- A systemverilog/UVM/Makefile testbench for Rocket RISC-V SoCs☆11Jun 19, 2020Updated 6 years ago
- Hardware design with Chisel☆36Feb 9, 2023Updated 3 years ago
- Verification of Ethernet Switch System Verilog☆12Oct 21, 2016Updated 10 years ago
- Verilog-Based-NoC-Simulator☆12May 4, 2016Updated 10 years ago
- RTL and UVM test code of a Multi-NoC system☆12Dec 7, 2021Updated 4 years ago