☆40Dec 10, 2019Updated 6 years ago
Alternatives and similar repositories for DeepFreeze
Users that are interested in DeepFreeze are comparing it to the libraries listed below
Sorting:
- Training neural networks with 8-bit computations☆28Apr 11, 2016Updated 9 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- ☆10May 26, 2023Updated 2 years ago
- ☆12Nov 11, 2015Updated 10 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- Verilog RTL Implementation of DNN☆10Jun 26, 2018Updated 7 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- 第四届全国大学生嵌入式比赛SoC☆11Apr 1, 2022Updated 3 years ago
- UVM testbench for verifying the Pulpino SoC☆13Mar 23, 2020Updated 5 years ago
- ☆14Feb 24, 2025Updated last year
- ☆11Mar 16, 2022Updated 3 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- Direct Access Memory for MPSoC☆13Jan 27, 2026Updated last month
- DMA core compatible with AHB3-Lite☆10Mar 30, 2019Updated 6 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Verification of Ethernet Switch System Verilog☆11Oct 21, 2016Updated 9 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- Downstream Repository of CMSIS Software Packs for Trusted Firmware-M (TF-M).☆11Jun 5, 2020Updated 5 years ago
- Example implementation of the Alexa Voice Service Integration for AWS IoT Core for Arm Cortex-M series processors.☆12Feb 24, 2021Updated 5 years ago
- MAESTRO binary release☆22Nov 14, 2019Updated 6 years ago
- ☆377May 11, 2023Updated 2 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Aug 26, 2021Updated 4 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 11 years ago
- ☆15May 29, 2018Updated 7 years ago
- ☆20Aug 22, 2022Updated 3 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆12Feb 13, 2017Updated 9 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- High Throughput Image Filters on FPGAs☆14Oct 17, 2017Updated 8 years ago
- MAERI public release☆31Sep 8, 2021Updated 4 years ago
- HLS for Networks-on-Chip☆39Feb 18, 2021Updated 5 years ago