ARM-software / DeepFreezeLinks
☆40Updated 5 years ago
Alternatives and similar repositories for DeepFreeze
Users that are interested in DeepFreeze are comparing it to the libraries listed below
Sorting:
- ☆60Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- Train and deploy LUT-based neural networks on FPGAs☆99Updated last year
- Tutorials on HLS Design☆52Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆48Updated 8 months ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆144Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- ☆30Updated 6 years ago
- ☆72Updated 2 years ago
- A DSL for Systolic Arrays☆82Updated 6 years ago
- ☆35Updated 6 years ago
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- MAESTRO binary release☆22Updated 5 years ago
- ☆85Updated 2 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- MAERI public release☆31Updated 4 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- NVDLA small config implementation on Zynq ZCU104 (evaluation)☆24Updated 6 years ago
- ☆71Updated 5 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated 4 months ago
- Systolic-array based Deep Learning Accelerator generator☆27Updated 4 years ago
- Public release☆56Updated 6 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆106Updated 6 months ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆201Updated 5 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆284Updated 2 weeks ago
- ☆22Updated 3 years ago
- Tool for optimize CNN blocking☆93Updated 5 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago