☆40Dec 10, 2019Updated 6 years ago
Alternatives and similar repositories for DeepFreeze
Users that are interested in DeepFreeze are comparing it to the libraries listed below
Sorting:
- Training neural networks with 8-bit computations☆28Apr 11, 2016Updated 9 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Aug 26, 2021Updated 4 years ago
- MAESTRO binary release☆22Nov 14, 2019Updated 6 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- MAERI public release☆31Sep 8, 2021Updated 4 years ago
- ☆11Mar 16, 2022Updated 4 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- Downstream Repository of CMSIS Software Packs for Trusted Firmware-M (TF-M).☆11Jun 5, 2020Updated 5 years ago
- McPAT modeling framework☆12Oct 18, 2014Updated 11 years ago
- ☆16Oct 18, 2020Updated 5 years ago
- Stencil with Optimized Dataflow Architecture☆18Feb 27, 2024Updated 2 years ago
- Verilog and Python drivers and APIs for Neurram 48-core chip☆45May 17, 2022Updated 3 years ago
- ☆10May 26, 2023Updated 2 years ago
- Aiming at an AI Chip based on RISC-V and NVDLA.☆21Mar 8, 2018Updated 8 years ago
- ☆377May 11, 2023Updated 2 years ago
- ☆17Feb 13, 2021Updated 5 years ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆12Feb 13, 2017Updated 9 years ago
- Networking Template Library for Vivado HLS☆28Jul 12, 2020Updated 5 years ago
- ☆15May 29, 2018Updated 7 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆21Dec 10, 2018Updated 7 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- HLS for Networks-on-Chip☆39Feb 18, 2021Updated 5 years ago
- Hardware design with Chisel☆35Feb 9, 2023Updated 3 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- 🧠 Benchmark facility to train networks on different datasets for PyTorch/Brevitas☆27Jan 27, 2023Updated 3 years ago
- ☆18Sep 2, 2020Updated 5 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- ☆10Mar 8, 2025Updated last year
- Models and training scripts for "LSTMs for Keyword Spotting with ReRAM-based Compute-In-Memory Architectures" (ISCAS 2021).☆17Mar 25, 2021Updated 4 years ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆234Aug 24, 2020Updated 5 years ago
- An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU)☆76Jun 7, 2012Updated 13 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- Example implementation of the Alexa Voice Service Integration for AWS IoT Core for Arm Cortex-M series processors.☆12Feb 24, 2021Updated 5 years ago
- ☆12Nov 11, 2015Updated 10 years ago