ARM-software / DeepFreeze
☆40Updated 5 years ago
Alternatives and similar repositories for DeepFreeze:
Users that are interested in DeepFreeze are comparing it to the libraries listed below
- MAESTRO binary release☆22Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆63Updated 3 years ago
- MAERI public release☆31Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 weeks ago
- ☆33Updated 6 years ago
- ☆84Updated 9 months ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- ☆71Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆68Updated 5 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆134Updated 2 weeks ago
- ☆57Updated 4 years ago
- ☆70Updated 4 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- first-order deep learning accelerator model☆18Updated 7 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆48Updated last week
- Tutorials on HLS Design☆51Updated 5 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆27Updated 6 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆28Updated 4 years ago
- RTL implementation of Flex-DPE.☆98Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆56Updated 3 years ago
- HLS for Networks-on-Chip☆33Updated 4 years ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- Designs for finalist teams of the DAC System Design Contest☆36Updated 4 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆46Updated 5 months ago
- Eyeriss chip simulator☆36Updated 5 years ago
- ☆33Updated last week
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated last year
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago