CSL-KU / SpectreGuard
Data-centric defense mechanism against Spectre attacks. (DAC'19)
☆11Updated 5 years ago
Alternatives and similar repositories for SpectreGuard:
Users that are interested in SpectreGuard are comparing it to the libraries listed below
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago
- The artifact for SecSMT paper -- Usenix Security 2022☆27Updated 2 years ago
- ☆35Updated 4 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆22Updated 6 months ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆59Updated 4 years ago
- Security Test Benchmark for Computer Architectures☆20Updated last month
- New Cache implementation using Gem5☆13Updated 10 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆19Updated 4 years ago
- ☆18Updated 2 years ago
- Proof of concept code for the BranchSpec exploit.☆9Updated 2 years ago
- MIRAGE (USENIX Security 2021)☆12Updated last year
- ☆12Updated 4 years ago
- ☆32Updated 4 years ago
- (elastic) cuckoo hashing☆14Updated 4 years ago
- ☆23Updated 2 years ago
- ☆16Updated 4 years ago
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- Experiments for gem5art paper☆9Updated 3 years ago
- ☆11Updated 2 years ago
- Creating beautiful gem5 simulations☆47Updated 4 years ago
- Championship Value Prediction (CVP) simulator.☆16Updated 4 years ago
- MESIF cache coherency protocol for the GEM5 simulator☆14Updated 8 years ago
- Gem5 implementation of Pinned Loads: Taming Speculative Loads in Secure Processors☆9Updated 2 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆14Updated 3 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Updated 4 years ago
- ☆11Updated 5 years ago
- Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…☆44Updated 5 years ago
- ☆19Updated 2 years ago
- ☆18Updated last year
- HW interface for memory caches☆26Updated 4 years ago