UCSBarchlab / Charm
A Language for Closed-form High-level ARchitecture Modeling
☆20Updated 5 years ago
Alternatives and similar repositories for Charm:
Users that are interested in Charm are comparing it to the libraries listed below
- EQueue Dialect☆40Updated 3 years ago
- ☆24Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- ☆15Updated 4 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆121Updated 5 years ago
- A polyhedral compiler for hardware accelerators☆56Updated 9 months ago
- ☆91Updated last year
- ☆58Updated this week
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 6 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- HeteroCL-MLIR dialect for accelerator design☆40Updated 7 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 2 years ago
- ☆16Updated 7 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆49Updated 6 years ago
- DATuner Repository☆18Updated 6 years ago
- DASS HLS Compiler☆29Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated this week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- A hardware synthesis framework with multi-level paradigm☆38Updated 3 months ago
- CGRA framework with vectorization support.☆29Updated 2 weeks ago
- CGRA Compilation Framework☆83Updated last year
- ILA Model Database☆22Updated 4 years ago