UCSBarchlab / CharmLinks
A Language for Closed-form High-level ARchitecture Modeling
☆21Updated 5 years ago
Alternatives and similar repositories for Charm
Users that are interested in Charm are comparing it to the libraries listed below
Sorting:
- ☆61Updated this week
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆51Updated 2 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- ☆24Updated 4 years ago
- EQueue Dialect☆40Updated 3 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated 4 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 4 months ago
- Next generation CGRA generator☆115Updated this week
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 10 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆78Updated 6 years ago
- ☆82Updated 8 months ago
- A DSL for Systolic Arrays☆82Updated 6 years ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated last year
- ☆16Updated 2 years ago
- ☆101Updated last year
- CGRA framework with vectorization support.☆35Updated last week
- Xilinx Modifications to Halide☆13Updated 4 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ILA Model Database☆24Updated 5 years ago
- Floating point modules for CHISEL☆31Updated 10 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago
- ☆59Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated this week
- ☆87Updated last year
- ☆30Updated 6 years ago
- A hardware synthesis framework with multi-level paradigm☆41Updated 9 months ago
- Polyhedral High-Level Synthesis in MLIR☆34Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year