A Language for Closed-form High-level ARchitecture Modeling
☆21Feb 10, 2020Updated 6 years ago
Alternatives and similar repositories for Charm
Users that are interested in Charm are comparing it to the libraries listed below
Sorting:
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆297Mar 13, 2026Updated last week
- Hybrid Threading Tool Set☆15Sep 24, 2020Updated 5 years ago
- PipeProof☆11Dec 18, 2019Updated 6 years ago
- Tools for parsing, assembling, and disassembling HSAIL.☆73May 12, 2020Updated 5 years ago
- Designs, infrastructure, and experiments around Race Logic☆25Jun 25, 2020Updated 5 years ago
- A open source reimplementation of Google's Tensor Processing Unit (TPU).☆741Dec 6, 2017Updated 8 years ago
- Time-sensitive affine types for predictable hardware generation☆149Jan 5, 2026Updated 2 months ago
- High-Performance Reproducible BLAS using posit arithmetic☆12Mar 16, 2022Updated 4 years ago
- Reference workloads for modern deep learning methods.☆73Dec 14, 2022Updated 3 years ago
- ☆17Mar 26, 2025Updated 11 months ago
- Languages, Tools, and Techniques for Accelerator Design☆33Nov 2, 2021Updated 4 years ago
- MAESTRO binary release☆22Nov 14, 2019Updated 6 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- A parser for PTX 6.5☆13Jun 19, 2023Updated 2 years ago
- MAERI public release☆31Sep 8, 2021Updated 4 years ago
- GPTPU for SC 2021☆53Mar 22, 2023Updated 2 years ago
- Repo for Performance Interfaces for Hardware Accelerators.☆16Aug 19, 2025Updated 7 months ago
- Embeded perl interpreter for node.js☆19Apr 7, 2012Updated 13 years ago
- domain-level nucleic acid reaction enumeration☆10Aug 23, 2023Updated 2 years ago
- ☆40Sep 17, 2021Updated 4 years ago
- ☆13Mar 3, 2022Updated 4 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆26Mar 8, 2026Updated 2 weeks ago
- Fibertree emulator☆17Nov 4, 2024Updated last year
- ☆105Jun 27, 2022Updated 3 years ago
- Verilog AST☆20Dec 2, 2023Updated 2 years ago
- DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language☆94Feb 17, 2026Updated last month
- RKQC is a compiler for reversible logic circuitry. The framework has been developed to compile high level circuit descriptions down to "Q…☆17Jul 22, 2016Updated 9 years ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆446Mar 6, 2026Updated 2 weeks ago
- CASS: Nvidia to AMD Transpilation with Data, Models, and Benchmark☆34Jun 24, 2025Updated 8 months ago
- ☆13May 8, 2025Updated 10 months ago
- ☆26Jul 6, 2018Updated 7 years ago
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- fork of python-jenkins for https://review.openstack.org/460363☆12Apr 27, 2017Updated 8 years ago
- 本项目已被合并至官方Chiplab中☆13Jan 13, 2025Updated last year
- ☆19Oct 7, 2025Updated 5 months ago
- A library for working with the posit number type.☆16Nov 2, 2020Updated 5 years ago
- MICRO 2024 Evaluation Artifact for FuseMax☆16Aug 26, 2024Updated last year
- The LLVM Project is a collection of modular and reusable compiler and toolchain technologies. Note: the repository does not accept github…☆31Updated this week
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago