UCSBarchlab / Charm
A Language for Closed-form High-level ARchitecture Modeling
☆19Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for Charm
- Floating point modules for CHISEL☆28Updated 10 years ago
- A polyhedral compiler for hardware accelerators☆56Updated 4 months ago
- Polyhedral High-Level Synthesis in MLIR☆29Updated last year
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Updated last year
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- ☆15Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆48Updated 4 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆36Updated this week
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆59Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated this week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆44Updated last year
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆15Updated 4 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆21Updated 3 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆116Updated 4 years ago
- ☆51Updated this week
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆52Updated 2 weeks ago
- ILA Model Database☆20Updated 4 years ago
- HeteroCL-MLIR dialect for accelerator design☆40Updated 2 months ago
- EQueue Dialect☆39Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆64Updated 5 years ago
- ☆84Updated 9 months ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆22Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆59Updated 11 months ago
- CGRA framework with vectorization support.☆19Updated this week
- A Rocket-based RISC-V superscalar in-order core☆28Updated 3 weeks ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆53Updated last month
- ☆10Updated 2 years ago
- A Hardware Pipeline Description Language☆41Updated last year