UCSBarchlab / CharmLinks
A Language for Closed-form High-level ARchitecture Modeling
☆21Updated 5 years ago
Alternatives and similar repositories for Charm
Users that are interested in Charm are comparing it to the libraries listed below
Sorting:
- EQueue Dialect☆42Updated 4 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆25Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆53Updated 2 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆24Updated 4 years ago
- ☆24Updated 5 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 8 years ago
- ☆62Updated this week
- A polyhedral compiler for hardware accelerators☆59Updated last year
- Polyhedral High-Level Synthesis in MLIR☆35Updated 2 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆44Updated 7 months ago
- ☆17Updated 3 years ago
- ILA Model Database☆24Updated 5 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 4 years ago
- ☆15Updated 4 years ago
- Floating point modules for CHISEL☆32Updated 11 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- CGRA framework with vectorization support.☆43Updated last week
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Updated 6 years ago
- HeteroCL-MLIR dialect for accelerator design☆42Updated last year
- Xilinx Modifications to Halide☆14Updated 4 years ago
- A DSL for Systolic Arrays☆83Updated 7 years ago
- DATuner Repository☆17Updated 7 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- PyLog: An Algorithm-Centric FPGA Programming and Synthesis Flow☆69Updated 2 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆62Updated 7 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Updated last year
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆29Updated 3 years ago
- Next generation CGRA generator☆118Updated this week
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- ☆22Updated 11 months ago