UCSBarchlab / CharmLinks
A Language for Closed-form High-level ARchitecture Modeling
☆21Updated 5 years ago
Alternatives and similar repositories for Charm
Users that are interested in Charm are comparing it to the libraries listed below
Sorting:
- ☆15Updated 4 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆51Updated 2 years ago
- Floating point modules for CHISEL☆31Updated 11 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Next generation CGRA generator☆116Updated last week
- A polyhedral compiler for hardware accelerators☆59Updated last year
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 5 months ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆67Updated 8 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- ☆61Updated this week
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 4 years ago
- The OpenPiton Platform☆28Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆79Updated 6 years ago
- A DSL for Systolic Arrays☆82Updated 6 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated 4 months ago
- CGRA framework with vectorization support.☆39Updated last week
- Benchmarks for Accelerator Design and Customized Architectures☆135Updated 5 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Updated 9 years ago
- ☆29Updated 8 years ago
- EQueue Dialect☆40Updated 3 years ago
- ☆24Updated 5 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated this week
- ILA Model Database☆24Updated 5 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated 2 years ago
- PyLog: An Algorithm-Centric FPGA Programming and Synthesis Flow☆69Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆168Updated 2 years ago