Alternatives and similar repositories for Charm

Users that are interested in Charm are comparing it to the libraries listed below

• dillonhuff / clockwork
  A polyhedral compiler for hardware accelerators
  ☆59Updated last year
• sfu-arch / muir
  ☆24Updated 5 years ago
• bespoke-silicon-group / bsg_bladerunner
  Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)
  ☆44Updated 7 months ago
• cucapra / latte21
  Languages, Tools, and Techniques for Accelerator Design
  ☆33Updated 4 years ago
• tancheng / VectorCGRA
  CGRA framework with vectorization support.
  ☆42Updated this week
• esa-tu-darmstadt / spn-compiler
  Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.
  ☆25Updated last year
• cucapra / EventQueue
  EQueue Dialect
  ☆41Updated 3 years ago
• cornell-zhang / uptune
  A Generic Distributed Auto-Tuning Infrastructure
  ☆24Updated 4 years ago
• StanfordAHA / aha
  ☆62Updated this week
• circt-hls / circt-hls
  CIRCT-based HLS compilation flows, debugging, and cosimulation tools.
  ☆53Updated 2 years ago
• icgrp / hipr
  ☆17Updated 2 years ago
• zhemao / chisel-float
  Floating point modules for CHISEL
  ☆32Updated 11 years ago
• esl-epfl / gem5-X
  The gem5-X open source framework (based on the gem5 simulator)
  ☆42Updated 2 years ago
• stephenneuendorffer / vyasa
  Xilinx Modifications to Halide
  ☆14Updated 4 years ago
• mrc-donato / CHIPKIT-Tutorial
  ☆15Updated 4 years ago
• sld-columbia / hl5
  A 32-bit RISC-V Processor Designed with High-Level Synthesis
  ☆55Updated 5 years ago
• lana555 / dynamatic
  ☆87Updated last year
• jianyicheng / DSS
  DASS HLS Compiler
  ☆29Updated 2 years ago
• tancheng / mlir-cgra
  An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.
  ☆64Updated last year
• template-hls / template-hls-float
  ☆30Updated 6 years ago
• StanfordAHA / Halide-to-Hardware_archive
  ☆82Updated 11 months ago
• scale-lab / la-core
  Linear algebra accelerators for RISC-V (published in ICCD 17)
  ☆66Updated 8 years ago
• breagen / MachSuite
  Benchmarks for Accelerator Design and Customized Architectures
  ☆136Updated 5 years ago
• hngenc / systolic-array
  A DSL for Systolic Arrays
  ☆83Updated 7 years ago
• Xilinx / merlin-compiler
  ☆60Updated 2 years ago
• kumasento / polsca
  Polyhedral High-Level Synthesis in MLIR
  ☆35Updated 2 years ago
• MPSLab-ASU / ccf
  CGRA Compilation Framework
  ☆91Updated 2 years ago
• MPSLab-ASU / DiRAC
  Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators
  ☆30Updated 2 years ago
• cornell-zhang / rosetta
  Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)
  ☆169Updated 2 years ago
• hst10 / pylog
  PyLog: An Algorithm-Centric FPGA Programming and Synthesis Flow
  ☆69Updated 2 years ago