UCSBarchlab / CharmLinks
A Language for Closed-form High-level ARchitecture Modeling
☆21Updated 5 years ago
Alternatives and similar repositories for Charm
Users that are interested in Charm are comparing it to the libraries listed below
Sorting:
- A polyhedral compiler for hardware accelerators☆59Updated last year
- ☆61Updated this week
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 5 months ago
- EQueue Dialect☆41Updated 3 years ago
- ☆24Updated 5 years ago
- Floating point modules for CHISEL☆32Updated 11 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆52Updated 2 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago
- A DSL for Systolic Arrays☆82Updated 6 years ago
- Polyhedral High-Level Synthesis in MLIR☆34Updated 2 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆71Updated 2 years ago
- ☆15Updated 4 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- ☆82Updated 10 months ago
- ☆17Updated 2 years ago
- CGRA framework with vectorization support.☆41Updated this week
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 4 years ago
- ☆107Updated last year
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆67Updated 8 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆51Updated 6 years ago
- DATuner Repository☆17Updated 7 years ago
- ☆30Updated 6 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated last year
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆27Updated 2 years ago
- ILA Model Database☆24Updated 5 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Updated 6 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago