A SystemVerilog language server based on the Slang library.
☆352Nov 5, 2026Updated this week
Alternatives and similar repositories for slang-server
Users that are interested in slang-server are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog compiler and language services☆1,177Updated this week
- Neovim frontend for enhanced features of the Slang SV language server☆16Oct 12, 2026Updated 3 weeks ago
- Tools based upon slang for language server purpose☆24Sep 10, 2026Updated last month
- ☆48Oct 6, 2026Updated last month
- A tool for analysing the source-level static connectivity of a SystemVerilog design☆29Oct 7, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SystemVerilog/Verilog support for vscode using Ctags☆38Sep 19, 2025Updated last year
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,973Oct 29, 2026Updated last week
- SystemVerilog design elaborator into word-level netlist form☆255Updated this week
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆148Oct 25, 2026Updated last week
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆127Updated this week
- A SystemVerilog Language Server☆212Nov 30, 2025Updated 11 months ago
- SystemVerilog tree-sitter grammar☆60Oct 21, 2026Updated 2 weeks ago
- Test suite designed to check compliance with the SystemVerilog standard.☆406Updated this week
- ☆102Jul 22, 2026Updated 3 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RTLMeter benchmark suite☆34Updated this week
- Packed data structure specifications for multi-language hardware projects.☆17Jun 29, 2026Updated 4 months ago
- Rust bindings for the Slang Verilog parser☆12Updated this week
- Oombak 🌊 is an interactive SystemVerilog simulator UI that runs on your terminal!☆55Apr 11, 2026Updated 6 months ago
- Veryl: A Modern Hardware Description Language☆1,054Updated this week
- A hardware verification framework in Rust, inspired by the UVM.☆14Oct 28, 2026Updated last week
- ☆14Aug 17, 2026Updated 2 months ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- A SystemVerilog toolchain / suite, encompassing a number of open source tools for working with SystemVerilog and UVM☆14Jul 28, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog language server☆587Updated this week
- Open-source EDA framework for RTL elaboration, netlist analysis, and transformation, with C++ and Python APIs☆169Updated this week
- Debug waveforms with GDB☆33Nov 12, 2025Updated 11 months ago
- Verilator open-source SystemVerilog simulator and lint system☆4,064Updated this week
- A dependency management tool for hardware projects.☆401Oct 22, 2026Updated 2 weeks ago
- Unit testing for cocotb☆178Oct 17, 2026Updated 3 weeks ago
- A fast, practical SystemVerilog LSP for RTL coding.☆54Updated this week
- WAL enables programmable waveform analysis.☆189Sep 22, 2026Updated last month
- Waveform Viewer Extension for VScode☆364Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- wzv — record now, get waveforms later☆25Aug 29, 2026Updated 2 months ago
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆66Jul 25, 2026Updated 3 months ago
- Fiber-based SystemVerilog Simulator.☆25Jul 29, 2022Updated 4 years ago
- Control and status register code generator toolchain☆227Oct 26, 2026Updated last week
- Test dashboard for verification features in Verilator☆36Updated this week
- SystemVerilog linter☆395Nov 6, 2025Updated last year
- The UVM written in Python☆573Updated this week