A SystemVerilog language server based on the Slang library.
☆179Mar 25, 2026Updated this week
Alternatives and similar repositories for slang-server
Users that are interested in slang-server are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog compiler and language services☆989Mar 22, 2026Updated last week
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆52Mar 5, 2026Updated 3 weeks ago
- SystemVerilog frontend for Yosys☆211Updated this week
- ☆38Mar 17, 2026Updated last week
- Debug waveforms with GDB☆29Nov 12, 2025Updated 4 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 4 months ago
- Testing Ibex build using Yosys and open source toolchains.☆11Oct 2, 2021Updated 4 years ago
- Fiber-based SystemVerilog Simulator.☆25Jul 29, 2022Updated 3 years ago
- A Python package for creating and solving constrained randomization problems.☆18Oct 14, 2024Updated last year
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆117Updated this week
- SystemVerilog file list pruner☆17Mar 2, 2026Updated 3 weeks ago
- ASIC implementation flow infrastructure, successor to OpenLane☆335Updated this week
- Catalyst N1 — Open source neuromorphic processor (Loihi 1 parity). 128 cores, 131K neurons, 14-opcode learning ISA, FPGA-validated on AWS…☆19Mar 15, 2026Updated 2 weeks ago
- tree-sitter grammar/parser for INI files☆31Dec 8, 2025Updated 3 months ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Open-source PDK version manager☆42Nov 25, 2025Updated 4 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆112Feb 3, 2026Updated last month
- 21st century electronic design automation tools, written in Rust.☆36Updated this week
- Making cocotb testbenches that bit easier☆38Feb 28, 2026Updated last month
- Open source RTL simulation acceleration on commodity hardware☆34Apr 13, 2023Updated 2 years ago
- An automatic clock gating utility☆52Apr 15, 2025Updated 11 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆369Updated this week
- Rust Test Bench - write HDL tests in Rust.☆24Nov 28, 2022Updated 3 years ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- Verilog/SystemVerilog Extension for Zed☆23Feb 14, 2026Updated last month
- GL0AM GPU Accelerated Gate Level Logic Simulator☆31Feb 11, 2026Updated last month
- Hardware transactions library for Amaranth☆26Mar 9, 2026Updated 3 weeks ago
- ☆13Feb 13, 2021Updated 5 years ago
- Extended and external tests for Verilator testing☆17Mar 11, 2026Updated 2 weeks ago
- ☆20Dec 27, 2024Updated last year
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 7 months ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- ☆23Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- ☆119Sep 3, 2024Updated last year
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- A composite GitHub action for running busted tests with Neovim☆21Jan 21, 2026Updated 2 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated 8 months ago
- Bazel build rules for compiling Verilog☆22Mar 4, 2024Updated 2 years ago
- ☆12May 20, 2021Updated 4 years ago