A SystemVerilog language server based on the Slang library.
☆324Sep 25, 2026Updated this week
Alternatives and similar repositories for slang-server
Users that are interested in slang-server are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog compiler and language services☆1,151Updated this week
- Tools based upon slang for language server purpose☆24Sep 10, 2026Updated 2 weeks ago
- ☆47Sep 8, 2026Updated 2 weeks ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆146Aug 23, 2026Updated last month
- A tool for analysing the source-level static connectivity of a SystemVerilog design☆29Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- SystemVerilog design elaborator into word-level netlist form☆250Updated this week
- SystemVerilog/Verilog support for vscode using Ctags☆38Sep 19, 2025Updated last year
- Packed data structure specifications for multi-language hardware projects.☆17Jun 29, 2026Updated 2 months ago
- SystemVerilog tree-sitter grammar☆59Sep 15, 2026Updated last week
- RTLMeter benchmark suite☆33Sep 18, 2026Updated last week
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆84Updated this week
- Oombak 🌊 is an interactive SystemVerilog simulator UI that runs on your terminal!☆54Apr 11, 2026Updated 5 months ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- A SystemVerilog Language Server☆211Nov 30, 2025Updated 9 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,947Updated this week
- Debug waveforms with GDB☆33Nov 12, 2025Updated 10 months ago
- Veryl: A Modern Hardware Description Language☆1,040Updated this week
- Waveform Viewer Extension for VScode☆361Updated this week
- Fiber-based SystemVerilog Simulator.☆25Jul 29, 2022Updated 4 years ago
- A fast, practical SystemVerilog LSP for RTL coding.☆50Updated this week
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆62Jul 25, 2026Updated 2 months ago
- Test dashboard for verification features in Verilator☆35Updated this week
- Netlist API (and more) for EDA flow development☆163Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆60Sep 19, 2026Updated last week
- (WIP) Open-source Rust gate-level EDA infrastructure: parsers and databases☆22May 2, 2026Updated 4 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆135Updated this week
- High quality and composable RTL libraries in SystemVerilog☆55Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,960Updated this week
- SystemVerilog file list pruner☆19Sep 14, 2026Updated 2 weeks ago
- A Python package for creating and solving constrained randomization problems.☆19Updated this week
- ☆151Sep 3, 2024Updated 2 years ago
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Making cocotb testbenches that bit easier☆42Feb 28, 2026Updated 7 months ago
- Open-source RTL logic simulator with CUDA acceleration☆302Sep 30, 2025Updated 11 months ago
- Python interface for cross-calling with HDL☆52Sep 15, 2026Updated 2 weeks ago
- Test suite designed to check compliance with the SystemVerilog standard.☆396Updated this week
- SystemVerilog Linter based on pyslang☆33May 5, 2025Updated last year
- Digital Design Equivalence Checking☆111Updated this week
- Parse FSDB waveform files☆24Apr 13, 2026Updated 5 months ago