A SystemVerilog language server based on the Slang library.
☆253Jun 11, 2026Updated last week
Alternatives and similar repositories for slang-server
Users that are interested in slang-server are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog compiler and language services☆1,072Updated this week
- ☆25Updated this week
- Debug waveforms with GDB☆33Nov 12, 2025Updated 7 months ago
- SystemVerilog file list pruner☆19Mar 2, 2026Updated 3 months ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆59Jun 7, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆24Apr 17, 2026Updated 2 months ago
- Open-source PDK version manager☆52Updated this week
- SystemVerilog frontend for Yosys☆229Jun 11, 2026Updated last week
- ☆45Jun 3, 2026Updated 2 weeks ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆116May 27, 2026Updated 3 weeks ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆39Nov 6, 2025Updated 7 months ago
- ASIC implementation flow infrastructure, successor to OpenLane☆437Updated this week
- Testing Ibex build using Yosys and open source toolchains.☆11Oct 2, 2021Updated 4 years ago
- Fiber-based SystemVerilog Simulator.☆25Jul 29, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Python package for creating and solving constrained randomization problems.☆19Oct 14, 2024Updated last year
- Parametrized RTL benchmark suite☆26Updated this week
- tree-sitter grammar/parser for INI files☆34Dec 8, 2025Updated 6 months ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆134Jun 9, 2026Updated last week
- Catalyst N1 — Open source neuromorphic processor (Loihi 1 parity). 128 cores, 131K neurons, 14-opcode learning ISA, FPGA-validated on AWS…☆34Jun 2, 2026Updated 2 weeks ago
- 21st century electronic design automation tools, written in Rust.☆37Jun 7, 2026Updated last week
- Making cocotb testbenches that bit easier☆39Feb 28, 2026Updated 3 months ago
- Open source RTL simulation acceleration on commodity hardware☆35Apr 13, 2023Updated 3 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆379Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Rust Test Bench - write HDL tests in Rust.☆27Nov 28, 2022Updated 3 years ago
- LunaPnR is a place and router for integrated circuits☆48Feb 11, 2026Updated 4 months ago
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- GL0AM GPU Accelerated Gate Level Logic Simulator☆30Feb 11, 2026Updated 4 months ago
- Hardware transactions library for Amaranth☆27Jun 1, 2026Updated 2 weeks ago
- ☆13Feb 13, 2021Updated 5 years ago
- Extended and external tests for Verilator testing☆18May 12, 2026Updated last month
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆17Oct 4, 2022Updated 3 years ago
- ☆22Dec 27, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 10 months ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- ☆130Sep 3, 2024Updated last year
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- FPGA synthesis tool powered by equality saturation and program synthesis.☆14Jan 9, 2026Updated 5 months ago
- A composite GitHub action for running busted tests with Neovim☆21Jan 21, 2026Updated 4 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆38Jan 16, 2025Updated last year