A SystemVerilog language server based on the Slang library.
☆217May 1, 2026Updated last week
Alternatives and similar repositories for slang-server
Users that are interested in slang-server are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog compiler and language services☆1,027Updated this week
- ☆24Apr 12, 2026Updated 3 weeks ago
- SystemVerilog file list pruner☆18Mar 2, 2026Updated 2 months ago
- Debug waveforms with GDB☆30Nov 12, 2025Updated 5 months ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆54Apr 2, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆24Apr 17, 2026Updated 3 weeks ago
- Open-source PDK version manager☆47Apr 23, 2026Updated 2 weeks ago
- SystemVerilog frontend for Yosys☆218Updated this week
- ☆43Apr 9, 2026Updated last month
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆114Apr 22, 2026Updated 2 weeks ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 6 months ago
- ASIC implementation flow infrastructure, successor to OpenLane☆390May 1, 2026Updated last week
- Testing Ibex build using Yosys and open source toolchains.☆11Oct 2, 2021Updated 4 years ago
- Fiber-based SystemVerilog Simulator.☆25Jul 29, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Parametrized RTL benchmark suite☆26Feb 6, 2026Updated 3 months ago
- A Python package for creating and solving constrained randomization problems.☆19Oct 14, 2024Updated last year
- tree-sitter grammar/parser for INI files☆31Dec 8, 2025Updated 5 months ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆124Apr 13, 2026Updated 3 weeks ago
- Catalyst N1 — Open source neuromorphic processor (Loihi 1 parity). 128 cores, 131K neurons, 14-opcode learning ISA, FPGA-validated on AWS…☆32Apr 9, 2026Updated last month
- 21st century electronic design automation tools, written in Rust.☆37Updated this week
- Making cocotb testbenches that bit easier☆39Feb 28, 2026Updated 2 months ago
- Open source RTL simulation acceleration on commodity hardware☆35Apr 13, 2023Updated 3 years ago
- An automatic clock gating utility☆52Apr 15, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Test suite designed to check compliance with the SystemVerilog standard.☆375Updated this week
- Rust Test Bench - write HDL tests in Rust.☆27Nov 28, 2022Updated 3 years ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 2 months ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆31Feb 11, 2026Updated 2 months ago
- Verilog/SystemVerilog Extension for Zed☆23Feb 14, 2026Updated 2 months ago
- Hardware transactions library for Amaranth☆26Updated this week
- ☆13Feb 13, 2021Updated 5 years ago
- Extended and external tests for Verilator testing☆18Apr 23, 2026Updated 2 weeks ago
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆16Oct 4, 2022Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆20Dec 27, 2024Updated last year
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 9 months ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- ☆123Sep 3, 2024Updated last year
- Custom IC Design Platform☆66Apr 29, 2026Updated last week
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- A composite GitHub action for running busted tests with Neovim☆21Jan 21, 2026Updated 3 months ago