hudson-trading / slang-serverView external linksLinks
A SystemVerilog language server based on the Slang library.
☆121Updated this week
Alternatives and similar repositories for slang-server
Users that are interested in slang-server are comparing it to the libraries listed below
Sorting:
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆45Feb 3, 2026Updated last week
- SystemVerilog compiler and language services☆948Updated this week
- ☆35Jan 23, 2026Updated 3 weeks ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆106Feb 7, 2026Updated last week
- SystemVerilog frontend for Yosys☆198Feb 8, 2026Updated last week
- GL0AM GPU Accelerated Gate Level Logic Simulator☆30Updated this week
- ☆15Dec 9, 2025Updated 2 months ago
- SystemVerilog file list pruner☆16Updated this week
- Rust Test Bench - write HDL tests in Rust.☆24Nov 28, 2022Updated 3 years ago
- Open source RTL simulation acceleration on commodity hardware☆34Apr 13, 2023Updated 2 years ago
- ☆12May 20, 2021Updated 4 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- A Python package for creating and solving constrained randomization problems.☆17Oct 14, 2024Updated last year
- Debug waveforms with GDB☆28Nov 12, 2025Updated 3 months ago
- ☆13Feb 13, 2021Updated 5 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- Making cocotb testbenches that bit easier☆37Oct 26, 2025Updated 3 months ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Tools based upon slang for language server purpose☆20Feb 4, 2026Updated last week
- 21st century electronic design automation tools, written in Rust.☆35Feb 8, 2026Updated last week
- A fault-injection framework using Chisel and FIRRTL☆36Sep 17, 2025Updated 4 months ago
- SpiceBind – spice inside HDL simulator☆56Jun 30, 2025Updated 7 months ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 7 years ago
- ☆16Jun 13, 2021Updated 4 years ago
- Automatic solver for plane geometry problems.☆23Feb 5, 2026Updated last week
- ☆17Mar 26, 2025Updated 10 months ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Jul 11, 2016Updated 9 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 5 years ago
- Verilog/SystemVerilog Extension for Zed☆22Dec 23, 2025Updated last month
- sram/rram/mram.. compiler☆46Sep 11, 2023Updated 2 years ago
- ASIC implementation flow infrastructure, successor to OpenLane☆290Updated this week
- SystemVerilog synthesis tool☆227Mar 10, 2025Updated 11 months ago
- Workflows to build daily and ad hoc compilers for Compiler Explorer☆22Feb 8, 2026Updated last week
- Using e-graphs for logic synthesis (ICCAD'25)☆32Updated this week
- Bazel build rules for compiling Verilog☆21Mar 4, 2024Updated last year
- ☆20Sep 24, 2025Updated 4 months ago
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- A bit-serial CPU☆19Sep 29, 2019Updated 6 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 8 years ago