Alternatives and similar repositories for slang-server

Users that are interested in slang-server are comparing it to the libraries listed below

• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆31Updated last week
• Kuree / hgdb
  Hardware generator debugger
  ☆76Updated last year
• broccolimicro / loom
  design and verification of asynchronous circuits
  ☆40Updated last week
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆50Updated 5 months ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆48Updated 8 months ago
• YosysHQ-GmbH / SVA-AXI4-FVIP
  YosysHQ SVA AXI Properties
  ☆42Updated 2 years ago
• microsoft / Elastic-Silicon-Interconnect
  ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…
  ☆34Updated 4 years ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆46Updated 2 weeks ago
• chipsalliance / fpga-interchange-schema
  ☆56Updated 3 years ago
• antmicro / sv-bugpoint
  ☆30Updated this week
• abs-tudelft / Tydi-Chisel
  ☆18Updated 6 months ago
• verilator / rtlmeter
  RTLMeter benchmark suite
  ☆25Updated this week
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆86Updated 3 weeks ago
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆42Updated last month
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆87Updated 2 weeks ago
• IBM / chiffre
  A fault-injection framework using Chisel and FIRRTL
  ☆37Updated this week
• Raamakrishnan / verilog-filelist-parser
  A Verilog Filelist parser in Rust
  ☆11Updated 3 years ago
• HEP-SoC / SoCMake
  CMake based hardware build system
  ☆31Updated last week
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆115Updated 4 months ago
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆63Updated last week
• TsaiAnson / verif
  ☆12Updated 4 years ago
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆65Updated 10 months ago
• tdb-alcorn / chisel-formal
  ☆23Updated 4 years ago
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated 2 years ago
• rahulk29 / sram22
  A configurable SRAM generator
  ☆54Updated last month
• efabless / sky130_sram_macros_old
  ☆38Updated 3 years ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆60Updated 11 months ago
• bespoke-silicon-group / bsg_fakeram
  fakeram generator for use by researchers who do not have access to commercial ram generators
  ☆37Updated 2 years ago
• Kuree / cgra_pnr
  Fast PnR toolchain for CGRA
  ☆18Updated last year
• inferablejump / bagpype
  ☆15Updated last month