A SystemVerilog language server based on the Slang library.
☆287Jul 22, 2026Updated last week
Alternatives and similar repositories for slang-server
Users that are interested in slang-server are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog compiler and language services☆1,100Updated this week
- Tools based upon slang for language server purpose☆24Jul 2, 2026Updated 3 weeks ago
- ☆46Jul 17, 2026Updated last week
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆137Jul 21, 2026Updated last week
- A tool for analysing the source-level static connectivity of a SystemVerilog design☆20Jul 18, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SystemVerilog design elaborator into word-level netlist form☆243Updated this week
- SystemVerilog/Verilog support for vscode using Ctags☆38Sep 19, 2025Updated 10 months ago
- Packed data structure specifications for multi-language hardware projects.☆17Jun 29, 2026Updated last month
- SystemVerilog (IEEE 1800-2017) Simulator☆64Updated this week
- RTLMeter benchmark suite☆31Jul 21, 2026Updated last week
- SystemVerilog tree-sitter grammar☆55Jul 20, 2026Updated last week
- Oombak 🌊 is an interactive SystemVerilog simulator UI that runs on your terminal!☆52Apr 11, 2026Updated 3 months ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- A SystemVerilog Language Server☆205Nov 30, 2025Updated 7 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,898Jul 19, 2026Updated last week
- Debug waveforms with GDB☆33Nov 12, 2025Updated 8 months ago
- Veryl: A Modern Hardware Description Language☆990Updated this week
- Waveform Viewer Extension for VScode☆349Updated this week
- A fast, practical SystemVerilog LSP for RTL coding.☆38Updated this week
- Fiber-based SystemVerilog Simulator.☆25Jul 29, 2022Updated 4 years ago
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆55Updated this week
- Test dashboard for verification features in Verilator☆34Updated this week
- Netlist API (and more) for EDA flow development☆150Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆60Jun 7, 2026Updated last month
- A Python package for generating HDL wrappers and top modules for HDL sources☆131Updated this week
- (WIP) Open-source Rust gate-level EDA infrastructure: parsers and databases☆21May 2, 2026Updated 2 months ago
- High quality and composable RTL libraries in SystemVerilog☆44Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,781Updated this week
- SystemVerilog file list pruner☆18Mar 2, 2026Updated 4 months ago
- A Python package for creating and solving constrained randomization problems.☆19Updated this week
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- ☆141Sep 3, 2024Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Making cocotb testbenches that bit easier☆40Feb 28, 2026Updated 5 months ago
- Open-source RTL logic simulator with CUDA acceleration☆288Sep 30, 2025Updated 9 months ago
- Digital Design Equivalence Checking☆81Updated this week
- Python interface for cross-calling with HDL☆51Mar 14, 2026Updated 4 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆383Updated this week
- SystemVerilog Linter based on pyslang☆33May 5, 2025Updated last year
- Parse FSDB waveform files☆23Apr 13, 2026Updated 3 months ago