A SystemVerilog language server based on the Slang library.
☆241May 28, 2026Updated this week
Alternatives and similar repositories for slang-server
Users that are interested in slang-server are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog compiler and language services☆1,049Updated this week
- ☆24Apr 12, 2026Updated last month
- Debug waveforms with GDB☆33Nov 12, 2025Updated 6 months ago
- SystemVerilog file list pruner☆19Mar 2, 2026Updated 2 months ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆58Apr 2, 2026Updated last month
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆24Apr 17, 2026Updated last month
- Open-source PDK version manager☆47Apr 23, 2026Updated last month
- SystemVerilog frontend for Yosys☆222May 20, 2026Updated last week
- ☆44May 21, 2026Updated last week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆115Apr 22, 2026Updated last month
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 6 months ago
- ASIC implementation flow infrastructure, successor to OpenLane☆416Updated this week
- Testing Ibex build using Yosys and open source toolchains.☆11Oct 2, 2021Updated 4 years ago
- Fiber-based SystemVerilog Simulator.☆25Jul 29, 2022Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Parametrized RTL benchmark suite☆26Feb 6, 2026Updated 3 months ago
- A Python package for creating and solving constrained randomization problems.☆19Oct 14, 2024Updated last year
- tree-sitter grammar/parser for INI files☆33Dec 8, 2025Updated 5 months ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆126May 21, 2026Updated last week
- Catalyst N1 — Open source neuromorphic processor (Loihi 1 parity). 128 cores, 131K neurons, 14-opcode learning ISA, FPGA-validated on AWS…☆33Apr 9, 2026Updated last month
- 21st century electronic design automation tools, written in Rust.☆37May 7, 2026Updated 3 weeks ago
- Making cocotb testbenches that bit easier☆39Feb 28, 2026Updated 3 months ago
- Open source RTL simulation acceleration on commodity hardware☆35Apr 13, 2023Updated 3 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆376Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Rust Test Bench - write HDL tests in Rust.☆27Nov 28, 2022Updated 3 years ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 3 months ago
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- GL0AM GPU Accelerated Gate Level Logic Simulator☆31Feb 11, 2026Updated 3 months ago
- Hardware transactions library for Amaranth☆27May 18, 2026Updated last week
- ☆13Feb 13, 2021Updated 5 years ago
- Extended and external tests for Verilator testing☆18May 12, 2026Updated 2 weeks ago
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆17Oct 4, 2022Updated 3 years ago
- ☆21Dec 27, 2024Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 9 months ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- ☆125Sep 3, 2024Updated last year
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- A composite GitHub action for running busted tests with Neovim☆21Jan 21, 2026Updated 4 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆38Jan 16, 2025Updated last year
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated 10 months ago