A SystemVerilog language server based on the Slang library.
☆301Aug 18, 2026Updated this week
Alternatives and similar repositories for slang-server
Users that are interested in slang-server are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog compiler and language services☆1,115Updated this week
- Tools based upon slang for language server purpose☆24Aug 4, 2026Updated 2 weeks ago
- ☆47Jul 31, 2026Updated 2 weeks ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆141Jul 21, 2026Updated 3 weeks ago
- A tool for analysing the source-level static connectivity of a SystemVerilog design☆25Jul 18, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SystemVerilog design elaborator into word-level netlist form☆247Updated this week
- SystemVerilog/Verilog support for vscode using Ctags☆38Sep 19, 2025Updated 11 months ago
- Packed data structure specifications for multi-language hardware projects.☆17Jun 29, 2026Updated last month
- SystemVerilog tree-sitter grammar☆57Jul 20, 2026Updated 3 weeks ago
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆71Updated this week
- RTLMeter benchmark suite☆32Jul 21, 2026Updated 3 weeks ago
- Oombak 🌊 is an interactive SystemVerilog simulator UI that runs on your terminal!☆52Apr 11, 2026Updated 4 months ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- A SystemVerilog Language Server☆208Nov 30, 2025Updated 8 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,907Updated this week
- Debug waveforms with GDB☆33Nov 12, 2025Updated 9 months ago
- Veryl: A Modern Hardware Description Language☆1,020Updated this week
- Waveform Viewer Extension for VScode☆354Updated this week
- A fast, practical SystemVerilog LSP for RTL coding.☆37Updated this week
- Fiber-based SystemVerilog Simulator.☆25Jul 29, 2022Updated 4 years ago
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆60Jul 25, 2026Updated 3 weeks ago
- Test dashboard for verification features in Verilator☆35Updated this week
- Netlist API (and more) for EDA flow development☆159Aug 12, 2026Updated last week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆60Updated this week
- A Python package for generating HDL wrappers and top modules for HDL sources☆132Updated this week
- (WIP) Open-source Rust gate-level EDA infrastructure: parsers and databases☆21May 2, 2026Updated 3 months ago
- High quality and composable RTL libraries in SystemVerilog☆47Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,854Updated this week
- SystemVerilog file list pruner☆19Aug 2, 2026Updated 2 weeks ago
- A Python package for creating and solving constrained randomization problems.☆19Aug 10, 2026Updated last week
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- ☆145Sep 3, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Making cocotb testbenches that bit easier☆41Feb 28, 2026Updated 5 months ago
- Open-source RTL logic simulator with CUDA acceleration☆292Sep 30, 2025Updated 10 months ago
- Digital Design Equivalence Checking☆99Updated this week
- Python interface for cross-calling with HDL☆52Mar 14, 2026Updated 5 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆388Updated this week
- SystemVerilog Linter based on pyslang☆33May 5, 2025Updated last year
- Parse FSDB waveform files☆23Apr 13, 2026Updated 4 months ago