A SystemVerilog language server based on the Slang library.
☆153Mar 2, 2026Updated last week
Alternatives and similar repositories for slang-server
Users that are interested in slang-server are comparing it to the libraries listed below
Sorting:
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆51Feb 19, 2026Updated 2 weeks ago
- SystemVerilog compiler and language services☆968Mar 3, 2026Updated last week
- SystemVerilog frontend for Yosys☆203Feb 22, 2026Updated 2 weeks ago
- ☆35Feb 27, 2026Updated last week
- 21st century electronic design automation tools, written in Rust.☆36Updated this week
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆108Feb 11, 2026Updated 3 weeks ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆30Feb 11, 2026Updated 3 weeks ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 4 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆111Feb 3, 2026Updated last month
- Open-source PDK version manager☆40Nov 25, 2025Updated 3 months ago
- A Heterogeneous GPU Platform for Chipyard SoC☆44Updated this week
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 7 months ago
- ☆14Dec 27, 2024Updated last year
- Testing Ibex build using Yosys and open source toolchains.☆11Oct 2, 2021Updated 4 years ago
- SystemVerilog file list pruner☆16Mar 2, 2026Updated last week
- ☆15Dec 9, 2025Updated 3 months ago
- Rust Test Bench - write HDL tests in Rust.☆24Nov 28, 2022Updated 3 years ago
- Open source RTL simulation acceleration on commodity hardware☆34Apr 13, 2023Updated 2 years ago
- Fiber-based SystemVerilog Simulator.☆25Jul 29, 2022Updated 3 years ago
- An automatic clock gating utility☆52Apr 15, 2025Updated 10 months ago
- Debug waveforms with GDB☆28Nov 12, 2025Updated 3 months ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- A Python package for creating and solving constrained randomization problems.☆17Oct 14, 2024Updated last year
- ☆12May 20, 2021Updated 4 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- ASIC implementation flow infrastructure, successor to OpenLane☆315Updated this week
- design and verification of asynchronous circuits☆43Feb 27, 2026Updated last week
- Making cocotb testbenches that bit easier☆37Feb 28, 2026Updated last week
- Parametrized RTL benchmark suite☆24Feb 6, 2026Updated last month
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Aug 30, 2023Updated 2 years ago
- Hardware transactions library for Amaranth☆23Updated this week
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Sep 17, 2025Updated 5 months ago
- ☆16Jun 13, 2021Updated 4 years ago
- An RF circuit simulator☆25Dec 23, 2025Updated 2 months ago
- Fabric generator and CAD tools graphical frontend☆17Aug 5, 2025Updated 7 months ago
- Tools based upon slang for language server purpose☆21Feb 4, 2026Updated last month
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 7 years ago