Oombak 🌊 is an interactive SystemVerilog simulator UI that runs on your terminal!
☆48Oct 11, 2025Updated 5 months ago
Alternatives and similar repositories for oombak
Users that are interested in oombak are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Doppler effect on WaveForms☆17Sep 1, 2025Updated 6 months ago
- A web-based RISC-V simulator https://riscv-simulator-five.vercel.app☆44Jan 22, 2026Updated 2 months ago
- A Rust to Ada/SPARK converter that makes your systems immune to the Rust virus. Converts Rust code to formally verifiable Ada, including …☆20Apr 22, 2025Updated 11 months ago
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- Repository for Hornet RISC-V Core☆19Sep 15, 2022Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated 8 months ago
- Clarvi simple RISC-V processor for teaching☆57Aug 25, 2017Updated 8 years ago
- rust ftdi ft60x libusb driver☆16Dec 16, 2020Updated 5 years ago
- Hardware transactions library for Amaranth☆26Mar 9, 2026Updated 2 weeks ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 4 months ago
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆29Nov 28, 2025Updated 3 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆85Jan 28, 2026Updated last month
- Implementation of webassembly code based on nodejs napi-addon.☆11Mar 11, 2019Updated 7 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- NordVPN Threat Protection Pro™ • AdTake your cybersecurity to the next level. Block phishing, malware, trackers, and ads. Lightweight app that works with all browsers.
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- ☆15Dec 6, 2024Updated last year
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 3 years ago
- Rust Test Bench - write HDL tests in Rust.☆24Nov 28, 2022Updated 3 years ago
- ☆11Nov 17, 2025Updated 4 months ago
- SNES for MiSTer☆16Sep 5, 2025Updated 6 months ago
- SystemVerilog Linter based on pyslang☆31May 5, 2025Updated 10 months ago
- A Docker image for Mentor/Siemens Questa☆13Sep 26, 2023Updated 2 years ago
- A modern schematic entry and simulation program☆87Updated this week
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- Wine fakedlls (32 and 64 bit) for running windows apps that support SDRPlay on linux with wine☆11Jan 17, 2016Updated 10 years ago
- This repo hold information on the open-standard OVP APIs☆18Dec 11, 2025Updated 3 months ago
- ☆46Jan 23, 2026Updated 2 months ago
- OpenIris-EPSIDF is the firmware part of the EyeTrackVR Project - OpenIris. This time rewritten from scrach in esp-idf☆23Feb 16, 2026Updated last month
- A Fast, Low-Overhead On-chip Network☆272Mar 18, 2026Updated last week
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- A plugin to allow Jenkins Steps with Cadence vManager API☆10Jan 15, 2026Updated 2 months ago
- CAN 2.0B Controller in VHDL and Verilog☆11Nov 22, 2023Updated 2 years ago
- Extract opening hours tags from a camera image☆11Apr 25, 2021Updated 4 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A YM2413 clone module written in VHDL.☆30Aug 18, 2020Updated 5 years ago
- C++ Parser for the Carto stylesheet language☆15Oct 10, 2014Updated 11 years ago
- Scalable Interface for RISC-V ISA Extensions☆23Mar 16, 2026Updated last week
- Kasırga Sayısal Görüntü İşleme Kategorisi Hızlandırıcı Tasarımı☆15May 27, 2023Updated 2 years ago
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- FPGA implementation of DSITx (single lane) used in conjunction with ipod nano 7th gen display☆22Feb 22, 2018Updated 8 years ago
- Include in your web projects for dev-time auto reloading of web browser when any change is detected in content.☆15Aug 20, 2023Updated 2 years ago