fuad1502 / oombakView external linksLinks
Oombak π is an interactive SystemVerilog simulator UI that runs on your terminal!
β48Oct 11, 2025Updated 4 months ago
Alternatives and similar repositories for oombak
Users that are interested in oombak are comparing it to the libraries listed below
Sorting:
- A web-based RISC-V simulator https://riscv-simulator-five.vercel.appβ36Jan 22, 2026Updated 3 weeks ago
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput β¦β29Nov 28, 2025Updated 2 months ago
- Doppler effect on WaveFormsβ17Sep 1, 2025Updated 5 months ago
- rust ftdi ft60x libusb driverβ16Dec 16, 2020Updated 5 years ago
- SNES for MiSTerβ16Sep 5, 2025Updated 5 months ago
- Repository for Hornet RISC-V Coreβ19Sep 15, 2022Updated 3 years ago
- MIPI DSI controllerβ83Jun 27, 2022Updated 3 years ago
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.β19Mar 13, 2024Updated last year
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation debβ¦β35Nov 6, 2025Updated 3 months ago
- A tool for synthesizing Verilog programsβ109Aug 25, 2025Updated 5 months ago
- Greyhound on IHP SG13G2 0.13 ΞΌm BiCMOS processβ80Jan 28, 2026Updated 2 weeks ago
- Clarvi simple RISC-V processor for teachingβ58Aug 25, 2017Updated 8 years ago
- A YM2413 clone module written in VHDL.β30Aug 18, 2020Updated 5 years ago
- Main MiSTer binary and Wikiβ23Feb 9, 2020Updated 6 years ago
- Rust Test Bench - write HDL tests in Rust.β24Nov 28, 2022Updated 3 years ago
- Gate-level visualization generator for SKY130-based chip designs.β20Jul 22, 2021Updated 4 years ago
- Fiber-based SystemVerilog Simulator.β25Jul 29, 2022Updated 3 years ago
- Introduction to Chip Designβ51Feb 6, 2026Updated last week
- design and verification of asynchronous circuitsβ43Jan 18, 2026Updated 3 weeks ago
- A repository of information and source files for toolflow-supported hardwareβ32Jul 15, 2022Updated 3 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges oβ¦β35Sep 30, 2020Updated 5 years ago
- A robust, open-source physical layer implementation for FPGA-to-FPGA communication over high-speed serial links of the Quantum Error Corrβ¦β26Updated this week
- A modern schematic entry and simulation programβ84Feb 5, 2026Updated last week
- β33Jan 7, 2025Updated last year
- Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers.β161Jun 24, 2021Updated 4 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.β13Sep 22, 2025Updated 4 months ago
- Verilog package manager written in Rustβ146Oct 5, 2024Updated last year
- RISC-V Processor written in Amaranth HDLβ39Jan 21, 2022Updated 4 years ago
- Circuit release of the MAGICAL projectβ40Jan 10, 2020Updated 6 years ago
- Python interface for cross-calling with HDLβ47Jan 23, 2026Updated 3 weeks ago
- Donkey Kong Junior arcade clone for MiSTer.β10Jun 6, 2020Updated 5 years ago
- Medium Access Control layer of 802.15.4β13Nov 14, 2014Updated 11 years ago
- This repository contains all the needed source files for several examples from Pong Chu's book: "Pong P. Chu, FPGA Prototyping by VHDL Exβ¦β10Apr 2, 2022Updated 3 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source toolsβ46Jan 23, 2026Updated 3 weeks ago
- List all controllers in a Codeigniter Appβ16Jan 26, 2018Updated 8 years ago
- A plugin to allow Jenkins Steps with Cadence vManager APIβ10Jan 15, 2026Updated 3 weeks ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2β12Sep 3, 2019Updated 6 years ago
- β44Jan 26, 2020Updated 6 years ago
- A fancy academic cv for researchers.β14Jan 8, 2021Updated 5 years ago