fuad1502 / oombakView external linksLinks
Oombak π is an interactive SystemVerilog simulator UI that runs on your terminal!
β48Oct 11, 2025Updated 4 months ago
Alternatives and similar repositories for oombak
Users that are interested in oombak are comparing it to the libraries listed below
Sorting:
- A web-based RISC-V simulator https://riscv-simulator-five.vercel.appβ36Jan 22, 2026Updated 3 weeks ago
- Hardware transactions library for Amaranthβ21Feb 6, 2026Updated last week
- An opinionated build environment for EDA projectsβ19Jul 20, 2025Updated 6 months ago
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput β¦β29Nov 28, 2025Updated 2 months ago
- A library and command-line tool for querying a Verilog netlist.β29Jun 13, 2022Updated 3 years ago
- Doppler effect on WaveFormsβ17Sep 1, 2025Updated 5 months ago
- SNES for MiSTerβ16Sep 5, 2025Updated 5 months ago
- rust ftdi ft60x libusb driverβ16Dec 16, 2020Updated 5 years ago
- Repository for Hornet RISC-V Coreβ19Sep 15, 2022Updated 3 years ago
- A Rust to Ada/SPARK converter that makes your systems immune to the Rust virus. Converts Rust code to formally verifiable Ada, including β¦β20Apr 22, 2025Updated 9 months ago
- FPGA implementation of DSITx (single lane) used in conjunction with ipod nano 7th gen displayβ22Feb 22, 2018Updated 7 years ago
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.β19Mar 13, 2024Updated last year
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation debβ¦β35Nov 6, 2025Updated 3 months ago
- A tool for synthesizing Verilog programsβ109Aug 25, 2025Updated 5 months ago
- Greyhound on IHP SG13G2 0.13 ΞΌm BiCMOS processβ80Jan 28, 2026Updated 2 weeks ago
- Clarvi simple RISC-V processor for teachingβ58Aug 25, 2017Updated 8 years ago
- Gate-level visualization generator for SKY130-based chip designs.β20Jul 22, 2021Updated 4 years ago
- Rust Test Bench - write HDL tests in Rust.β24Nov 28, 2022Updated 3 years ago
- Main MiSTer binary and Wikiβ23Feb 9, 2020Updated 6 years ago
- A Fast, Low-Overhead On-chip Networkβ267Jan 28, 2026Updated 2 weeks ago
- SystemVerilog Linter based on pyslangβ31May 5, 2025Updated 9 months ago
- RGB video input for Altera DE1 board + PAL Modulatorβ27May 15, 2023Updated 2 years ago
- design and verification of asynchronous circuitsβ43Jan 18, 2026Updated 3 weeks ago
- Toolkit for lean builds and team management.β32Sep 12, 2025Updated 5 months ago
- Engineering Program on RTL Design for FPGA Acceleratorβ33Aug 1, 2020Updated 5 years ago
- A robust, open-source physical layer implementation for FPGA-to-FPGA communication over high-speed serial links of the Quantum Error Corrβ¦β26Updated this week
- A modern schematic entry and simulation programβ84Feb 5, 2026Updated last week
- β33Jan 7, 2025Updated last year
- Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers.β161Jun 24, 2021Updated 4 years ago
- β40Jan 23, 2026Updated 3 weeks ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.β13Sep 22, 2025Updated 4 months ago
- Arduino TFTLCD library for ST7781β14May 1, 2015Updated 10 years ago
- EE 272B - VLSI Design Projectβ15Jun 24, 2021Updated 4 years ago
- Verilog package manager written in Rustβ146Oct 5, 2024Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttlesβ37Dec 30, 2022Updated 3 years ago
- β91Oct 13, 2025Updated 4 months ago
- RISC-V Processor written in Amaranth HDLβ39Jan 21, 2022Updated 4 years ago
- Python interface for cross-calling with HDLβ47Jan 23, 2026Updated 3 weeks ago
- core shell functions building blocks for advanced AI pipelinesβ15May 2, 2023Updated 2 years ago