Oombak 🌊 is an interactive SystemVerilog simulator UI that runs on your terminal!
☆55Apr 11, 2026Updated 6 months ago
Alternatives and similar repositories for oombak
Users that are interested in oombak are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A fast, practical SystemVerilog LSP for RTL coding.☆54Updated this week
- This project deals with the axi4Lite protocol☆10Jun 2, 2025Updated last year
- A SystemVerilog language server based on the Slang library.☆352Updated this week
- Post-Silicon Validation Tool based on REVERSI☆12Dec 10, 2025Updated 10 months ago
- Doppler effect on WaveForms☆17Sep 1, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 4 years ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆61Updated this week
- A PCIe RTL implementation☆27Aug 16, 2026Updated 2 months ago
- A tool for analysing the source-level static connectivity of a SystemVerilog design☆29Oct 7, 2026Updated last month
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆31Oct 13, 2026Updated 3 weeks ago
- UCI-compatible chess engine in OCaml.☆15Apr 20, 2025Updated last year
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆39Aug 9, 2026Updated 2 months ago
- A Rust to Ada/SPARK converter that makes your systems immune to the Rust virus. Converts Rust code to formally verifiable Ada, including …☆21Apr 22, 2025Updated last year
- open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlists☆45Aug 25, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Drop In USB CDC ACM core for iCE40 FPGA☆37Sep 5, 2021Updated 5 years ago
- Repository for Hornet RISC-V Core☆21Sep 15, 2022Updated 4 years ago
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆18Mar 13, 2024Updated 2 years ago
- Staging area for new features of cocotb☆15Updated this week
- A QSPI Pmod board designed in KiCad containing one Flash and two SPRAMs☆16Feb 21, 2026Updated 8 months ago
- RTLMeter benchmark suite☆34Updated this week
- SystemVerilog language server, based on Slang. Focuses on stability, performance and accuracy.☆12Aug 30, 2026Updated 2 months ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆38Feb 22, 2026Updated 8 months ago
- Hardware transactions library for Amaranth☆32Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated last year
- rust ftdi ft60x libusb driver☆16Dec 16, 2020Updated 5 years ago
- ☆22Dec 27, 2024Updated last year
- Fabric generator and CAD tools graphical frontend☆19Oct 6, 2026Updated last month
- Fork of github.com/UCSBarchlab/OpenTPU for the TGPTPU project☆14Jun 1, 2025Updated last year
- FYP on using e-graphs to solve smt bitvector problems☆16Jun 24, 2025Updated last year
- Clarvi simple RISC-V processor for teaching☆58Aug 25, 2017Updated 9 years ago
- RISC-V out-of-order core for education and research purposes☆103Updated this week
- The LATENTPACKET network infrastructure platform☆30May 31, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).☆63Mar 5, 2023Updated 3 years ago
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆24Apr 13, 2023Updated 3 years ago
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated last month
- ☆13Oct 9, 2021Updated 5 years ago
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆77Sep 22, 2026Updated last month
- A demontration of disassemblers generated by sleigh2rust☆13Nov 25, 2024Updated last year
- A tool for synthesizing Verilog programs☆125Aug 25, 2025Updated last year