Oombak 🌊 is an interactive SystemVerilog simulator UI that runs on your terminal!
☆54Apr 11, 2026Updated 5 months ago
Alternatives and similar repositories for oombak
Users that are interested in oombak are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A SystemVerilog language server based on the Slang library.☆324Updated this week
- Doppler effect on WaveForms☆17Sep 1, 2025Updated last year
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 4 years ago
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆35Aug 9, 2026Updated last month
- UCI-compatible chess engine in OCaml.☆15Apr 20, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆60Sep 19, 2026Updated last week
- Parametric Binary to BCD Converter Using Double Dabble / Shift and Add 3 Algorithm☆16May 28, 2015Updated 11 years ago
- A fast, practical SystemVerilog LSP for RTL coding.☆50Updated this week
- Verilog development and verification project for HOL4☆28Apr 25, 2025Updated last year
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆19Jun 25, 2026Updated 3 months ago
- A Rust to Ada/SPARK converter that makes your systems immune to the Rust virus. Converts Rust code to formally verifiable Ada, including …☆21Apr 22, 2025Updated last year
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆31Updated this week
- Repository for Hornet RISC-V Core☆21Sep 15, 2022Updated 4 years ago
- open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlists☆44Aug 25, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Mar 13, 2024Updated 2 years ago
- Post-Silicon Validation Tool based on REVERSI☆12Dec 10, 2025Updated 9 months ago
- RTLMeter benchmark suite☆33Sep 18, 2026Updated last week
- Fabric generator and CAD tools graphical frontend☆19Aug 5, 2025Updated last year
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated last year
- Clarvi simple RISC-V processor for teaching☆58Aug 25, 2017Updated 9 years ago
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆72Updated this week
- Fork of github.com/UCSBarchlab/OpenTPU for the TGPTPU project☆15Jun 1, 2025Updated last year
- RISC-V out-of-order core for education and research purposes☆99Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A TCP/IP implementation in pure OCaml☆20Updated this week
- FYP on using e-graphs to solve smt bitvector problems☆16Jun 24, 2025Updated last year
- Netlist API (and more) for EDA flow development☆163Updated this week
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆25Nov 17, 2021Updated 4 years ago
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated last week
- ☆22Dec 27, 2024Updated last year
- D3.js and ELK based schematic visualizer☆122May 13, 2026Updated 4 months ago
- Advanced Integrated Circuits 2025☆14Nov 1, 2025Updated 10 months ago
- ☆13Oct 9, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- rust ftdi ft60x libusb driver☆16Dec 16, 2020Updated 5 years ago
- ☆10May 27, 2026Updated 4 months ago
- A tool for synthesizing Verilog programs☆123Aug 25, 2025Updated last year
- Paul Layzell's Evolvable Motherboard☆13Sep 14, 2015Updated 11 years ago
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆62Jul 25, 2026Updated 2 months ago
- a USB2 highspeed device core, written in amaranth HDL☆53Sep 17, 2024Updated 2 years ago
- eVOLVER Hardware (PCB, 3D printed parts)☆11Jun 25, 2026Updated 3 months ago