Test dashboard for verification features in Verilator
☆30Feb 26, 2026Updated this week
Alternatives and similar repositories for verilator-verification
Users that are interested in verilator-verification are comparing it to the libraries listed below
Sorting:
- Example of how to use UVM with Verilator☆37Feb 19, 2026Updated last week
- ☆10Dec 28, 2020Updated 5 years ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆15Updated this week
- ☆35Jan 23, 2026Updated last month
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆79Oct 22, 2024Updated last year
- ☆17Apr 25, 2024Updated last year
- ☆21Feb 3, 2026Updated last month
- ☆16Sep 9, 2024Updated last year
- Coverview☆28Jan 29, 2026Updated last month
- Tools based upon slang for language server purpose☆20Feb 4, 2026Updated 3 weeks ago
- ☆118Nov 11, 2025Updated 3 months ago
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆78Jan 2, 2021Updated 5 years ago
- A lightweight library to perform Python/Verilog co-simulation with Python3.3 coroutine + numpy. The name Nicotb cames from NatIve COrouti…☆21Dec 24, 2023Updated 2 years ago
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆19Oct 23, 2023Updated 2 years ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- Template project for LiteX-based SoCs☆22Jan 8, 2026Updated last month
- Constrained random stimuli generation for C++ and SystemC☆53Nov 29, 2023Updated 2 years ago
- PCIe analyzer experiments☆67May 21, 2020Updated 5 years ago
- SystemVerilog frontend for Yosys☆202Feb 22, 2026Updated last week
- Simulation VCD waveform viewer, using old Motif UI☆28Apr 8, 2023Updated 2 years ago
- 32-bit RISC-V Emulator☆27Feb 23, 2019Updated 7 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Apr 1, 2024Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆196Feb 23, 2026Updated last week
- Simple UVM environment for experimenting with Verilator.☆28Feb 18, 2026Updated last week
- Pythonic, Really Awesome V4L2 utility☆24Feb 16, 2024Updated 2 years ago
- A flexible and scalable development platform for modern FPGA projects.☆41Feb 2, 2026Updated last month
- RISC-V Nox core☆71Jul 22, 2025Updated 7 months ago
- A simple TUI util to control V4L2 camera parameters☆36Nov 28, 2023Updated 2 years ago
- ☆12Updated this week
- ☆31Oct 2, 2023Updated 2 years ago
- Easy-to-use wrapper for the Geant4 library for Monte Carlo radiation transport in matter. Possible to use either from the command line or…☆11Updated this week
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆129Feb 24, 2026Updated last week
- Generic Register Interface (contains various adapters)☆136Feb 24, 2026Updated last week
- DUTH RISC-V Superscalar Microprocessor☆34Oct 23, 2024Updated last year
- SystemVerilog synthesis tool☆228Mar 10, 2025Updated 11 months ago
- SpiceBind – spice inside HDL simulator☆56Jun 30, 2025Updated 8 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year