Test dashboard for verification features in Verilator
☆35Oct 30, 2026Updated this week
Alternatives and similar repositories for verilator-verification
Users that are interested in verilator-verification are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Example of how to use UVM with Verilator☆50Apr 20, 2026Updated 6 months ago
- ☆14Aug 24, 2026Updated 2 months ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Aug 11, 2026Updated 2 months ago
- A simple Python utility for extracting documentation snippets from tutorials.☆17May 22, 2026Updated 5 months ago
- ☆142Aug 14, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆83Oct 22, 2024Updated 2 years ago
- Coverview☆36Oct 5, 2026Updated 3 weeks ago
- RTLMeter benchmark suite☆34Oct 26, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Oct 27, 2026Updated last week
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆66Jul 25, 2026Updated 3 months ago
- LEVEL: Open-source RV32IMC RISC-V processor core with pipelined microarchitecture, cache support, SoC peripherals and verification framew…☆34Jul 6, 2026Updated 3 months ago
- AnalogStudio is a comprehensive, professional-grade Electronic Design Automation (EDA) software suite developed by Algo Science Lab for d…☆20Jul 22, 2026Updated 3 months ago
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆18Feb 3, 2026Updated 8 months ago
- Constrained random stimuli generation for C++ and SystemC☆54Nov 29, 2023Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆20Oct 23, 2023Updated 3 years ago
- Run your tests in a configurable, emulated Linux environment with a custom kernel and access to virtual peripherals☆16Mar 5, 2026Updated 7 months ago
- SystemVerilog design elaborator into word-level netlist form☆253Updated this week
- SPIREG - SPI slave logic for register access☆11Nov 12, 2025Updated 11 months ago
- The UVM written in Python☆572Oct 27, 2026Updated last week
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆84Jan 2, 2021Updated 5 years ago
- Control and status register code generator toolchain☆227Oct 26, 2026Updated last week
- Generic AXI master stub☆20Jul 17, 2014Updated 12 years ago
- Simulation VCD waveform viewer, using old Motif UI☆28Apr 8, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆17Apr 25, 2024Updated 2 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆149Oct 26, 2026Updated last week
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Oct 26, 2026Updated last week
- Verilator open-source SystemVerilog simulator and lint system☆28Updated this week
- ☆10Dec 28, 2020Updated 5 years ago
- AMIQ Externally Controlled Test Bench☆12Jan 13, 2025Updated last year
- Turn an RP2040 or RP2350 into an FTDI FT232H JTAG adapter, using PIO☆14Aug 22, 2026Updated 2 months ago
- A tool to compile your RTL files into GDSII layouts.☆12Sep 9, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- wzv — record now, get waveforms later☆25Aug 29, 2026Updated 2 months ago
- ☆18Sep 9, 2024Updated 2 years ago
- Simple UVM environment for experimenting with Verilator.☆55Sep 9, 2026Updated last month
- RTL-to-GDS: syn -> sta -> pnr -> gds☆15Sep 1, 2026Updated 2 months ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆15Jul 20, 2026Updated 3 months ago
- Use ECP5 JTAG port to interact with user design☆33Jul 23, 2021Updated 5 years ago