Test dashboard for verification features in Verilator
☆32May 4, 2026Updated this week
Alternatives and similar repositories for verilator-verification
Users that are interested in verilator-verification are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Tools based upon slang for language server purpose☆23Mar 17, 2026Updated last month
- ☆123Nov 11, 2025Updated 5 months ago
- Example of how to use UVM with Verilator☆45Apr 20, 2026Updated 2 weeks ago
- ☆42Apr 9, 2026Updated 3 weeks ago
- Coverview☆28Jan 29, 2026Updated 3 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆22Feb 3, 2026Updated 3 months ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆79Jan 2, 2021Updated 5 years ago
- ☆10Dec 28, 2020Updated 5 years ago
- UVM☆14Mar 16, 2020Updated 6 years ago
- ☆17Sep 9, 2024Updated last year
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆16Mar 3, 2026Updated 2 months ago
- Simulation VCD waveform viewer, using old Motif UI☆28Apr 8, 2023Updated 3 years ago
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆19Oct 23, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- 32-bit RISC-V Emulator☆27Feb 23, 2019Updated 7 years ago
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆80Oct 22, 2024Updated last year
- Constrained random stimuli generation for C++ and SystemC☆53Nov 29, 2023Updated 2 years ago
- ☆17Apr 25, 2024Updated 2 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆458Apr 5, 2026Updated 3 weeks ago
- PCIe analyzer experiments☆68May 21, 2020Updated 5 years ago
- ☆31Oct 2, 2023Updated 2 years ago
- RISC-V Nox core☆73Jul 22, 2025Updated 9 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- SystemVerilog frontend for Yosys☆215Updated this week
- USB 1.1 Host and Function IP core☆26Jul 17, 2014Updated 11 years ago
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago
- A complete UVM TB for verification of single port 64KB RAM☆18Apr 16, 2021Updated 5 years ago
- Testing Ibex build using Yosys and open source toolchains.☆11Oct 2, 2021Updated 4 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆40Aug 16, 2021Updated 4 years ago
- ☆22Apr 24, 2026Updated last week
- Mirror of the PipeWire repository (see https://gitlab.freedesktop.org/pipewire/pipewire/)☆18Updated this week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Fast TLB simulator for RISC-V systems☆16May 16, 2019Updated 6 years ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆14Jul 7, 2024Updated last year
- Tcl package that provides access to a Python interpreter☆16Sep 1, 2022Updated 3 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆120Apr 1, 2024Updated 2 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆22Feb 24, 2026Updated 2 months ago
- Basic Common Modules☆48Updated this week