SystemVerilog/Verilog support for vscode using Ctags
☆38Sep 19, 2025Updated last year
Alternatives and similar repositories for vscode-system-verilog
Users that are interested in vscode-system-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A SystemVerilog language server based on the Slang library.☆352Updated this week
- Verilog/SystemVerilog support for VS Code☆389Updated this week
- SystemVerilog compiler and language services☆1,177Updated this week
- Hi-Speed USB (ULPI) interface Pmod™ module for FPGA boards☆10Jan 27, 2017Updated 9 years ago
- Dyno-IR Monorepo. High-Performance Compiler Framework for HW Synthesis & Beyond.☆17Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Parse FSDB waveform files☆24Apr 13, 2026Updated 6 months ago
- Packed data structure specifications for multi-language hardware projects.☆17Jun 29, 2026Updated 4 months ago
- ☆25Jul 14, 2025Updated last year
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆148Oct 25, 2026Updated last week
- ☆21Nov 5, 2024Updated 2 years ago
- Native Rust implementation of the FST waveform format from GTKWave.☆15Oct 13, 2026Updated 3 weeks ago
- SystemVerilog support in VS Code☆157Oct 12, 2026Updated 3 weeks ago
- Rust bindings for the Slang Verilog parser☆12Updated this week
- Waveform Viewer Extension for VScode☆364Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A SystemVerilog Language Server☆212Nov 30, 2025Updated 11 months ago
- ☆15May 23, 2018Updated 8 years ago
- TinyTapeout2 Super Slow Serial SRAM FPGA☆12Dec 2, 2022Updated 3 years ago
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆66Jul 25, 2026Updated 3 months ago
- Beautify SystemVerilog code in VSCode through Verible☆22Oct 5, 2026Updated last month
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 4 months ago
- Modern Hardware/Software Interface (HSI) Documentation☆27Mar 14, 2023Updated 3 years ago
- TMDS encoding tools☆18Jan 11, 2018Updated 8 years ago
- A tool for analysing the source-level static connectivity of a SystemVerilog design☆29Oct 7, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- DSP by FPGA☆15Sep 12, 2023Updated 3 years ago
- Desktop environment based on VIM only☆19Aug 10, 2020Updated 6 years ago
- UART cocotb module☆11Jun 30, 2021Updated 5 years ago
- Implementation of BPSK QPSK ASK and FSK☆16Aug 7, 2020Updated 6 years ago
- AVR based ISM transciever covering 260-960MHz☆19Apr 11, 2012Updated 14 years ago
- SystemVerilog extension for Visual Studio Code☆14Dec 18, 2018Updated 7 years ago
- Xilinx Tcl Store☆379Updated this week
- My fork of the buildroot system☆17Oct 24, 2014Updated 12 years ago
- A port of the OPL3 to the Panologic G1 thin client☆20Dec 24, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- I2C models for cocotb☆50Aug 24, 2026Updated 2 months ago
- ☆20Oct 2, 2026Updated last month
- ☆14Mar 27, 2026Updated 7 months ago
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- A collection of core generators to use with FuseSoC☆18Aug 23, 2024Updated 2 years ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- JESD204 Eye Scan Visualization Utility☆19Updated this week