AndrewNolte / vscode-system-verilogView external linksLinks
SystemVerilog/Verilog support for vscode using Ctags
☆37Sep 19, 2025Updated 4 months ago
Alternatives and similar repositories for vscode-system-verilog
Users that are interested in vscode-system-verilog are comparing it to the libraries listed below
Sorting:
- SystemVerilog RTL and UVM RAL model generators for RgGen☆16Jan 7, 2026Updated last month
- 🇯 JSON encoder and decoder in pure SystemVerilog☆13Jul 7, 2024Updated last year
- HDL support for VS Code☆352Updated this week
- ☆17Jan 21, 2026Updated 3 weeks ago
- Parse FSDB waveform files☆21Nov 4, 2025Updated 3 months ago
- A SystemVerilog Language Server☆193Nov 30, 2025Updated 2 months ago
- SystemVerilog compiler and language services☆948Updated this week
- ☆18Jan 2, 2026Updated last month
- Waveform Viewer Extension for VScode☆314Updated this week
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆106Feb 7, 2026Updated last week
- Simple UVM environment for experimenting with Verilator.☆28Nov 3, 2025Updated 3 months ago
- ☆21Jan 25, 2018Updated 8 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 8, 2026Updated last week
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆25Nov 26, 2025Updated 2 months ago
- Constrained random stimuli generation for C++ and SystemC☆53Nov 29, 2023Updated 2 years ago
- Control and status register code generator toolchain☆173Dec 3, 2025Updated 2 months ago
- SystemVerilog Linter based on pyslang☆31May 5, 2025Updated 9 months ago
- ☆32Jan 21, 2026Updated 3 weeks ago
- Лабораторные работы по ЦОС (python)☆10Apr 28, 2025Updated 9 months ago
- ☆12Aug 12, 2022Updated 3 years ago
- A SapientML plugin of SapientMLGenerator☆11Dec 23, 2025Updated last month
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆115Updated this week
- PSSGen: Portable Test and Stimulus Standard DSL Generator☆14Dec 29, 2025Updated last month
- EdgeCortix maintained and extended fork of Apache TVM compiler stack utilized by MERA framework. TVM is an open deep learning compiler st…☆11Dec 22, 2023Updated 2 years ago
- TOPPERSユーザーズフォーラム：ユーザのためのQ&Aおよび情報交換の場☆12Jun 16, 2022Updated 3 years ago
- SOLID for Raspberry Pi 4☆36May 20, 2024Updated last year
- ☆91Oct 13, 2025Updated 4 months ago
- Value Change Dump (VCD) parser☆38Jan 9, 2026Updated last month
- I2C models for cocotb☆40Sep 7, 2025Updated 5 months ago
- Platform Level Interrupt Controller☆44May 10, 2024Updated last year
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- AI-ML-NLP Task Group☆13Aug 10, 2023Updated 2 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Updated this week
- ☆11Jun 24, 2020Updated 5 years ago
- Python distributed lock with mongodb backend☆13Jun 11, 2023Updated 2 years ago
- The ML SDK for Vulkan® is an SDK to facilitate the development of projects using the ML extensions for Vulkan®. This repository contains …☆15Updated this week
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago