SystemVerilog/Verilog support for vscode using Ctags
☆38Sep 19, 2025Updated last year
Alternatives and similar repositories for vscode-system-verilog
Users that are interested in vscode-system-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog/SystemVerilog support for VS Code☆388Updated this week
- A SystemVerilog language server based on the Slang library.☆335Updated this week
- Parse FSDB waveform files☆24Apr 13, 2026Updated 6 months ago
- SystemVerilog compiler and language services☆1,164Updated this week
- Packed data structure specifications for multi-language hardware projects.☆17Jun 29, 2026Updated 3 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆146Updated this week
- Native Rust implementation of the FST waveform format from GTKWave.☆15Updated this week
- Waveform Viewer Extension for VScode☆363Updated this week
- ☆15May 23, 2018Updated 8 years ago
- SystemVerilog support in VS Code☆157Updated this week
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆65Jul 25, 2026Updated 2 months ago
- Embed Shiki code blocks in VS Code, inheriting the user’s themes and languages☆18Updated this week
- ☆15Jul 7, 2020Updated 6 years ago
- SystemVerilog extension for Visual Studio Code☆14Dec 18, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Beautify SystemVerilog code in VSCode through Verible☆22Oct 5, 2026Updated last week
- UART cocotb module☆11Jun 30, 2021Updated 5 years ago
- I2C models for cocotb☆49Aug 24, 2026Updated last month
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 3 months ago
- DSP by FPGA☆15Sep 12, 2023Updated 3 years ago
- ☆25Jul 14, 2025Updated last year
- Getting started project for the DigiKey M2S010-MKR-KIT☆16Sep 6, 2018Updated 8 years ago
- AVR based ISM transciever covering 260-960MHz☆19Apr 11, 2012Updated 14 years ago
- A port of the OPL3 to the Panologic G1 thin client☆20Dec 24, 2019Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Implementation of BPSK QPSK ASK and FSK☆16Aug 7, 2020Updated 6 years ago
- Constrained random stimuli generation for C++ and SystemC☆54Nov 29, 2023Updated 2 years ago
- ☆20Oct 2, 2026Updated 2 weeks ago
- JESD204 Eye Scan Visualization Utility☆19Updated this week
- ☆82Feb 5, 2022Updated 4 years ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- Missing parallel routines (coprocesses) in bash☆21Jul 10, 2020Updated 6 years ago
- Prefix tree adder space exploration library☆57Jan 27, 2026Updated 8 months ago
- ☆21Nov 5, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆16Mar 20, 2024Updated 2 years ago
- Control and status register code generator toolchain☆220Sep 1, 2026Updated last month
- A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS☆15Jan 30, 2024Updated 2 years ago
- Subnets to be routed with Wireguard to make Discord work☆17Mar 27, 2022Updated 4 years ago
- ☆21Jan 25, 2018Updated 8 years ago
- ☆102Jul 22, 2026Updated 2 months ago
- This repository provides a Linux kernel driver for AXI UART Lite accessed via PCIe XDMA. It enables efficient DMA-based UART communicatio…☆16May 2, 2025Updated last year