SystemVerilog/Verilog support for vscode using Ctags
☆38Sep 19, 2025Updated 10 months ago
Alternatives and similar repositories for vscode-system-verilog
Users that are interested in vscode-system-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A SystemVerilog language server based on the Slang library.☆285Jul 22, 2026Updated last week
- Verilog/SystemVerilog support for VS Code☆381Updated this week
- Parse FSDB waveform files☆23Apr 13, 2026Updated 3 months ago
- SystemVerilog compiler and language services☆1,097Updated this week
- Packed data structure specifications for multi-language hardware projects.☆17Jun 29, 2026Updated 3 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆137Jul 21, 2026Updated last week
- Native Rust implementation of the FST waveform format from GTKWave.☆14Jun 4, 2026Updated last month
- Waveform Viewer Extension for VScode☆349Updated this week
- ☆15May 23, 2018Updated 8 years ago
- SystemVerilog support in VS Code☆154Updated this week
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆55Updated this week
- A SystemVerilog Language Server☆205Nov 30, 2025Updated 7 months ago
- Embed Shiki code blocks in VS Code, inheriting the user’s themes and languages☆17Updated this week
- ☆15Jul 7, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog extension for Visual Studio Code☆14Dec 18, 2018Updated 7 years ago
- Beautify SystemVerilog code in VSCode through Verible☆22Jun 28, 2026Updated last month
- A curated list of awesome Rust code and resources.☆10Mar 21, 2015Updated 11 years ago
- UART cocotb module☆11Jun 30, 2021Updated 5 years ago
- I2C models for cocotb☆46Mar 18, 2026Updated 4 months ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 3 weeks ago
- DSP by FPGA☆15Sep 12, 2023Updated 2 years ago
- Modern Hardware/Software Interface (HSI) Documentation☆26Mar 14, 2023Updated 3 years ago
- ☆25Jul 14, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- TMDS encoding tools☆18Jan 11, 2018Updated 8 years ago
- Getting started project for the DigiKey M2S010-MKR-KIT☆16Sep 6, 2018Updated 7 years ago
- Constrained random stimuli generation for C++ and SystemC☆53Nov 29, 2023Updated 2 years ago
- A port of the OPL3 to the Panologic G1 thin client☆20Dec 24, 2019Updated 6 years ago
- A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS☆14Jan 30, 2024Updated 2 years ago
- ☆19Jul 19, 2018Updated 8 years ago
- Implementation of BPSK QPSK ASK and FSK☆16Aug 7, 2020Updated 5 years ago
- ☆20Jan 2, 2026Updated 6 months ago
- JESD204 Eye Scan Visualization Utility☆19Jul 22, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- AVR based ISM transciever covering 260-960MHz☆19Apr 11, 2012Updated 14 years ago
- Prefix tree adder space exploration library☆56Jan 27, 2026Updated 6 months ago
- ☆82Feb 5, 2022Updated 4 years ago
- ☆20Nov 5, 2024Updated last year
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- Missing parallel routines (coprocesses) in bash☆21Jul 10, 2020Updated 6 years ago
- Control and status register code generator toolchain☆201Jul 14, 2026Updated 2 weeks ago