xlsynth / bedrock-rtlLinks
High quality and composable RTL libraries in SystemVerilog
☆28Updated last week
Alternatives and similar repositories for bedrock-rtl
Users that are interested in bedrock-rtl are comparing it to the libraries listed below
Sorting:
- A SystemVerilog source file pickler.☆60Updated last year
- Hardware generator debugger☆77Updated last year
- Determines the modules declared and instantiated in a SystemVerilog file☆48Updated last year
- Open source RTL simulation acceleration on commodity hardware☆33Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆49Updated 4 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆89Updated last year
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Updated 2 years ago
- Equivalence checking with Yosys☆52Updated 3 weeks ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- SystemVerilog FSM generator☆32Updated last year
- Python library for operations with VCD and other digital wave files☆53Updated 3 weeks ago
- For contributions of Chisel IP to the chisel community.☆68Updated last year
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆94Updated last year
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 10 years ago
- Python wrapper for verilator model☆92Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 5 months ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Updated 3 weeks ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- ☆20Updated 3 weeks ago
- A Vivado HLS Command Line Helper Tool☆36Updated 4 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated 3 weeks ago
- high-performance RTL simulator☆184Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Debuggable hardware generator☆70Updated 2 years ago
- Mutation Cover with Yosys (MCY)☆88Updated this week
- The Task Parallel System Composer (TaPaSCo)☆113Updated 2 weeks ago
- Advanced Debug Interface☆14Updated 10 months ago