High quality and composable RTL libraries in SystemVerilog
☆59Nov 4, 2026Updated this week
Alternatives and similar repositories for bedrock-rtl
Users that are interested in bedrock-rtl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- XLSynth: Accelerated HW Synthesis☆19Updated this week
- Tenstorrent reference design (harness) for the Open Chiplet Atlas (OCA) architecture☆23Updated this week
- WaveEye is an AXI4-Lite protocol root cause analysis tool that explains why a violation must occur by identifying missing inter-FSM depen…☆13Mar 30, 2026Updated 7 months ago
- ☆14Aug 17, 2026Updated 2 months ago
- RTLMeter benchmark suite☆34Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆38Oct 5, 2026Updated last month
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆54Jan 13, 2021Updated 5 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Jul 2, 2026Updated 4 months ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Digital logic benchmark suite☆96Updated this week
- high-performance RTL simulator☆196Aug 4, 2026Updated 3 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆46Apr 3, 2025Updated last year
- 🧩 Starter template for ASIC hardware IP blocks with Vyges metadata, OpenLane integration, and comprehensive documentation☆13Apr 30, 2026Updated 6 months ago
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated 2 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- RTL data structure☆69Oct 15, 2026Updated 3 weeks ago
- ☆14Aug 24, 2026Updated 2 months ago
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆56Updated this week
- RISCV Core written in Calyx☆17Aug 16, 2024Updated 2 years ago
- Verilog AST☆19Dec 2, 2023Updated 2 years ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Aug 11, 2026Updated 2 months ago
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆70Updated this week
- SystemVerilog design elaborator into word-level netlist form☆255Updated this week
- Bus performance analysis tool☆15Jun 9, 2026Updated 4 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ICSE 2025: Fuzzing MLIR compilers with Custom Mutation Synthesis☆15Jul 22, 2025Updated last year
- gcc+newlib and gcc+glibc toolchains☆17Apr 12, 2019Updated 7 years ago
- A modular hardware abstraction library☆53Updated this week
- A fork of Yosys that integrates the CellIFT pass☆14Sep 12, 2026Updated last month
- SystemVerilog file list pruner☆19Oct 19, 2026Updated 2 weeks ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Jul 21, 2024Updated 2 years ago
- ☆18Updated this week
- ☆23Sep 28, 2026Updated last month
- Fork of gem5 with support for manycore architectures. Includes models and scripts to evaluate a software-defined-vector architecture.☆13Oct 14, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- All the tools you need to reproduce the CellIFT paper experiments☆23Feb 11, 2025Updated last year
- Control and status register code generator toolchain☆228Oct 26, 2026Updated last week
- Learning materials for Taskflow programming☆13Feb 9, 2026Updated 8 months ago
- ☆48Oct 6, 2026Updated last month
- ☆17Jun 12, 2024Updated 2 years ago
- Python bindings for coreir☆11Sep 13, 2023Updated 3 years ago
- HW Design Collateral for Caliptra RoT IP☆160Updated this week