xlsynth / bedrock-rtlLinks
High quality and composable RTL libraries in SystemVerilog
☆28Updated this week
Alternatives and similar repositories for bedrock-rtl
Users that are interested in bedrock-rtl are comparing it to the libraries listed below
Sorting:
- A SystemVerilog source file pickler.☆60Updated last year
- Hardware generator debugger☆76Updated last year
- Open source RTL simulation acceleration on commodity hardware☆30Updated 2 years ago
- Python library for operations with VCD and other digital wave files☆53Updated 4 months ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Updated last week
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- Python wrapper for verilator model☆92Updated last year
- Equivalence checking with Yosys☆51Updated 3 weeks ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- ☆31Updated 2 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆48Updated 4 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆53Updated last year
- For contributions of Chisel IP to the chisel community.☆67Updated 11 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 4 months ago
- Debuggable hardware generator☆70Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- Python bindings for slang, a library for compiling SystemVerilog☆64Updated 9 months ago
- Determines the modules declared and instantiated in a SystemVerilog file☆47Updated last year
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 3 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- DASS HLS Compiler☆29Updated 2 years ago
- A configurable SRAM generator☆56Updated 2 months ago
- ☆43Updated 7 years ago
- high-performance RTL simulator☆181Updated last year
- SystemVerilog FSM generator☆32Updated last year
- ☆87Updated last year
- Cross EDA Abstraction and Automation☆40Updated last week