High quality and composable RTL libraries in SystemVerilog
☆31Mar 2, 2026Updated this week
Alternatives and similar repositories for bedrock-rtl
Users that are interested in bedrock-rtl are comparing it to the libraries listed below
Sorting:
- RISCV Core written in Calyx☆17Aug 16, 2024Updated last year
- This repository's aim is to show how extern functions should be implemented☆14Jan 11, 2019Updated 7 years ago
- a naive static http server that solves C10K problem☆17Jan 8, 2017Updated 9 years ago
- Bazel/Build Analysis and Navigation Tool☆25Feb 6, 2026Updated last month
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- ☆21Jul 28, 2016Updated 9 years ago
- An Automated Performance Optimization Framework for P4-Programmable SmartNICs☆28Nov 18, 2023Updated 2 years ago
- ☆32Jan 21, 2026Updated last month
- Лабораторные работы по ЦОС (python)☆10Apr 28, 2025Updated 10 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆37Apr 3, 2025Updated 11 months ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆35Sep 17, 2019Updated 6 years ago
- SystemVerilog FSM generator☆35May 5, 2024Updated last year
- generating hardware accelerators for pangenomic graph queries☆40Feb 26, 2026Updated last week
- A Vivado HLS Command Line Helper Tool☆36Oct 6, 2021Updated 4 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- A tool for checking the contract satisfaction for hardware designs☆12Nov 4, 2025Updated 4 months ago
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- A mini development environment for developing and troubleshooting the Cypress PSoC Digital Filter Block☆11Mar 23, 2020Updated 5 years ago
- WAL enables programmable waveform analysis.☆164Nov 10, 2025Updated 3 months ago
- ☆40Sep 17, 2021Updated 4 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆11Sep 23, 2022Updated 3 years ago
- ☆14Oct 11, 2024Updated last year
- Structured UVM Course☆65Jan 4, 2024Updated 2 years ago
- AI Accelerators-SC23-tutorial Repository☆11Nov 12, 2023Updated 2 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆169Nov 7, 2023Updated 2 years ago
- Access a local beets library from mopidy via beets native api☆11Aug 27, 2016Updated 9 years ago
- Faceted execution in Racket☆11Sep 11, 2018Updated 7 years ago
- ☆15Sep 24, 2023Updated 2 years ago
- Brink is a domain specific language for linking and composing binary files.☆12Feb 28, 2026Updated last week
- QDBMP (Quick n' Dirty BMP) is a minimalistic cross-platform C library for handling BMP image files☆11Nov 1, 2018Updated 7 years ago
- Multimedia SoC Design with Specialization on Application Acceleration with High-Level-Synthesis [2020 Fall]☆12Jun 15, 2021Updated 4 years ago
- 🖋️ A nvim syntax highlighting plugin for the Fountain screenplay format☆14Jan 2, 2026Updated 2 months ago
- Generating P4 Code for the Application Layer☆15Sep 27, 2023Updated 2 years ago
- Resources for conference program chairs, especially in systems/PL areas of computer science.☆11May 14, 2023Updated 2 years ago
- Logic circuit analysis and optimization☆45Feb 2, 2026Updated last month
- Plasma Effect for VGA, MS-DOS, Turbo C☆10Nov 23, 2020Updated 5 years ago
- Synthesizable SystemVerilog IP-Core of the I2S Receiver☆10Jun 7, 2020Updated 5 years ago
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 7 months ago
- Equivalence checking with Yosys☆58Updated this week