High quality and composable RTL libraries in SystemVerilog
☆55Sep 22, 2026Updated this week
Alternatives and similar repositories for bedrock-rtl
Users that are interested in bedrock-rtl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆37May 21, 2026Updated 4 months ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- RISCV Core written in Calyx☆17Aug 16, 2024Updated 2 years ago
- ☆23Aug 31, 2026Updated 3 weeks ago
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆53Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆26Jun 14, 2026Updated 3 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆44Apr 3, 2025Updated last year
- gcc+newlib and gcc+glibc toolchains☆17Apr 12, 2019Updated 7 years ago
- ☆47Sep 8, 2026Updated 2 weeks ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 4 years ago
- SystemVerilog file list pruner☆19Sep 14, 2026Updated last week
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated 2 years ago
- RTL data structure☆69Apr 23, 2026Updated 5 months ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆52Jan 13, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆18Dec 14, 2025Updated 9 months ago
- Bazel build rules for compiling Verilog☆22Mar 4, 2024Updated 2 years ago
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆21Aug 25, 2026Updated 3 weeks ago
- Consistency checker for memory subsystem traces☆23Oct 10, 2016Updated 9 years ago
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated last month
- ☆21May 8, 2025Updated last year
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- Verilog AST☆19Dec 2, 2023Updated 2 years ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆28Aug 29, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Control and status register code generator toolchain☆211Sep 1, 2026Updated 3 weeks ago
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- Vmodel toolbox repository☆15Mar 25, 2016Updated 10 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- A modular hardware abstraction library☆53Updated this week
- a naive static http server that solves C10K problem☆17Jan 8, 2017Updated 9 years ago
- HW Design Collateral for Caliptra RoT IP☆154Updated this week
- ☆39Sep 17, 2021Updated 5 years ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Aug 11, 2026Updated last month
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Basic Simulink Blocks for modeling CDRs and PLLs☆17Apr 25, 2020Updated 6 years ago
- SystemVerilog FSM generator☆39May 10, 2026Updated 4 months ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆47Jan 15, 2024Updated 2 years ago
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- A fork of Yosys that integrates the CellIFT pass☆14Sep 12, 2026Updated last week
- A SystemVerilog language server based on the Slang library.☆324Updated this week
- ☆19Aug 26, 2016Updated 10 years ago