xlsynth / bedrock-rtlLinks
High quality and composable RTL libraries in SystemVerilog
☆26Updated this week
Alternatives and similar repositories for bedrock-rtl
Users that are interested in bedrock-rtl are comparing it to the libraries listed below
Sorting:
- Open source RTL simulation acceleration on commodity hardware☆29Updated 2 years ago
- SystemVerilog FSM generator☆32Updated last year
- A SystemVerilog source file pickler.☆59Updated 10 months ago
- A configurable SRAM generator☆54Updated 2 weeks ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆46Updated 4 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆84Updated 10 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Debuggable hardware generator☆69Updated 2 years ago
- Hardware generator debugger☆75Updated last year
- Determines the modules declared and instantiated in a SystemVerilog file☆47Updated 11 months ago
- YosysHQ SVA AXI Properties☆42Updated 2 years ago
- Advanced Debug Interface☆15Updated 7 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 months ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆24Updated 6 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆35Updated last week
- Python library for operations with VCD and other digital wave files☆51Updated 2 months ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆53Updated last year
- Open Source PHY v2☆29Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆28Updated last year
- DASS HLS Compiler☆29Updated last year
- CMake based hardware build system☆30Updated 2 weeks ago
- Cross EDA Abstraction and Automation☆39Updated last month
- ☆31Updated last year
- ☆67Updated 2 years ago
- SystemVerilog Linter based on pyslang☆31Updated 3 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- Equivalence checking with Yosys☆45Updated 3 weeks ago