Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb
☆60Sep 19, 2026Updated last week
Alternatives and similar repositories for avl
Users that are interested in avl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SV/DPI library allowing multiple simulations/platforms to run in parallel and communicate☆16Feb 24, 2026Updated 7 months ago
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated last year
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆72Updated this week
- Making cocotb testbenches that bit easier☆42Feb 28, 2026Updated 6 months ago
- Python interface for cross-calling with HDL☆52Sep 15, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Debug waveforms with GDB☆33Nov 12, 2025Updated 10 months ago
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆29Feb 16, 2026Updated 7 months ago
- ☆15May 24, 2025Updated last year
- Packed data structure specifications for multi-language hardware projects.☆17Jun 29, 2026Updated 2 months ago
- Digital Design Equivalence Checking☆111Updated this week
- Analog Circuit Simulator☆26Sep 6, 2024Updated 2 years ago
- A Python package for creating and solving constrained randomization problems.☆19Updated this week
- UART cocotb module☆11Jun 30, 2021Updated 5 years ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆83Updated this week
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated last year
- Simple template-based UVM code generator☆32Apr 15, 2026Updated 5 months ago
- ☆10May 27, 2026Updated 3 months ago
- RTLMeter benchmark suite☆33Sep 18, 2026Updated last week
- ☆47Sep 8, 2026Updated 2 weeks ago
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆128Updated this week
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated last year
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Sep 7, 2026Updated 2 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- The UVM written in Python☆570Updated this week
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆19Sep 13, 2023Updated 3 years ago
- Rust Test Bench - write HDL tests in Rust.☆27Nov 28, 2022Updated 3 years ago
- Unit testing for cocotb☆174Updated this week
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆45Jun 16, 2026Updated 3 months ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆40Aug 31, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Coverview☆35Sep 10, 2026Updated 2 weeks ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 7 years ago
- SystemVerilog Linter based on pyslang☆33May 5, 2025Updated last year
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 9 years ago
- This repository provides an automated shell script to set up a Verilator + UVM-based workflow using the [RTL2UVM](https://github.com/rpja…☆21Oct 21, 2025Updated 11 months ago
- YosysHQ SVA AXI Properties☆56Feb 7, 2023Updated 3 years ago