Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb
☆54Apr 2, 2026Updated last week
Alternatives and similar repositories for avl
Users that are interested in avl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Python interface for cross-calling with HDL☆49Mar 14, 2026Updated last month
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 6 months ago
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated 9 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Tools for manipulating Fast Signal Trace (FST) format waveforms.☆18Oct 22, 2025Updated 5 months ago
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated 8 months ago
- Rust Test Bench - write HDL tests in Rust.☆24Nov 28, 2022Updated 3 years ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆32Mar 7, 2026Updated last month
- A Python to VHDL compiler☆17Apr 28, 2025Updated 11 months ago
- Top level CedarEDA integration package☆28Oct 22, 2024Updated last year
- Collects official SARS-CoV-2 infection statistics published by the city of Dresden.☆19Apr 26, 2023Updated 2 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Sep 13, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Analog Circuit Simulator☆26Sep 6, 2024Updated last year
- A VHDL Core Library.☆18Mar 29, 2017Updated 9 years ago
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- YosysHQ SVA AXI Properties☆50Feb 7, 2023Updated 3 years ago
- ☆14May 24, 2025Updated 10 months ago
- CVA6 softcore contest☆23Apr 8, 2026Updated last week
- -Designed and Verified a Bus Functional Model of AHB-LITE Protocol from scratch. -Developed Assertion based verification IP to verify the…☆24Dec 9, 2015Updated 10 years ago
- A type-safe, formally verifiable HDL compiler in Lean 4. Inspired by Clash, built for high-assurance hardware synthesis.☆48Updated this week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Unit testing for cocotb☆169Dec 6, 2025Updated 4 months ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Aug 7, 2023Updated 2 years ago
- An Emacs minor mode that highlights current word in all visible buffers☆13Jan 7, 2024Updated 2 years ago
- Python library for operations with VCD and other digital wave files☆55Nov 12, 2025Updated 5 months ago
- A SAT solver implementation in VHDL, team tussle☆21Apr 13, 2016Updated 10 years ago
- ☆11May 8, 2022Updated 3 years ago
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆16Dec 24, 2020Updated 5 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆12Oct 26, 2019Updated 6 years ago
- A SystemVerilog language server based on the Slang library.☆196Apr 9, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Python package for writing Value Change Dump (VCD) files.☆133Nov 10, 2024Updated last year
- ☆30Aug 19, 2019Updated 6 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- Python library for the SDS011 Air Quality Sensor☆12Dec 16, 2023Updated 2 years ago
- VHDL package for reading formatted data from comma-separated-values (CSV) files☆23Sep 10, 2013Updated 12 years ago
- A VCD parser object☆40Jul 17, 2013Updated 12 years ago
- Advanced Integrated Circuits 2024☆24Nov 16, 2024Updated last year