Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb
☆51Feb 19, 2026Updated 2 weeks ago
Alternatives and similar repositories for avl
Users that are interested in avl are comparing it to the libraries listed below
Sorting:
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 5 months ago
- SpiceBind – spice inside HDL simulator☆56Jun 30, 2025Updated 8 months ago
- Analog Circuit Simulator☆26Sep 6, 2024Updated last year
- A web IDE for ACL2 using a Kubernetes based backend. Evolution of https://github.com/calebegg/proof-pad-classic☆11Jul 15, 2024Updated last year
- Python interface for cross-calling with HDL☆47Updated this week
- A SAT solver implementation in VHDL, team tussle☆21Apr 13, 2016Updated 9 years ago
- RTLMeter benchmark suite☆29Feb 24, 2026Updated last week
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- YosysHQ SVA AXI Properties☆45Feb 7, 2023Updated 3 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 5 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 2 years ago
- Rust Test Bench - write HDL tests in Rust.☆24Nov 28, 2022Updated 3 years ago
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated 7 months ago
- Unified Maude model-checking tool☆13Feb 4, 2026Updated last month
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 3 years ago
- Top level CedarEDA integration package☆28Oct 22, 2024Updated last year
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆31Updated this week
- A SystemVerilog language server based on the Slang library.☆131Feb 25, 2026Updated last week
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆16Dec 24, 2020Updated 5 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- A Python to VHDL compiler☆17Apr 28, 2025Updated 10 months ago
- A verified Implementation of a mini prolog☆17Nov 27, 2022Updated 3 years ago
- A hardware model checker for hyperproperties☆18Jun 14, 2024Updated last year
- A VHDL Core Library.☆18Mar 29, 2017Updated 8 years ago
- 📡 Open-source physical optics simulation package.☆20Feb 25, 2026Updated last week
- A library for verifying graph-manipulating programs. Powered by Coq and VST. Compatible with CompCert.☆18Aug 21, 2025Updated 6 months ago
- fast probabilistic symmetry detection on graphs☆20Feb 4, 2026Updated last month
- 10 Gigabit Ethernet MAC Core UVM Verification☆17Oct 5, 2023Updated 2 years ago
- Parallel Groebner Basis Computation☆25May 8, 2023Updated 2 years ago
- Automated Controller Synthesis☆15Jun 27, 2018Updated 7 years ago
- Tools for manipulating Fast Signal Trace (FST) format waveforms.☆18Oct 22, 2025Updated 4 months ago
- Collects official SARS-CoV-2 infection statistics published by the city of Dresden.☆19Apr 26, 2023Updated 2 years ago
- Alternative implementation of the logical framework Dedukti in Rust☆23Apr 10, 2025Updated 10 months ago
- Bindings to libclingo for the lean4 prover and programming language!☆21Nov 27, 2024Updated last year
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated last year
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Sep 13, 2023Updated 2 years ago
- Lean4 Tutorial/Notes on creating FFI bindings with GLFW as an example.☆38Aug 25, 2025Updated 6 months ago