Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb
☆61Nov 3, 2026Updated this week
Alternatives and similar repositories for avl
Users that are interested in avl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SV/DPI library allowing multiple simulations/platforms to run in parallel and communicate☆17Oct 26, 2026Updated last week
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated last year
- Staging area for new features of cocotb☆15Updated this week
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆77Sep 22, 2026Updated last month
- Making cocotb testbenches that bit easier☆43Feb 28, 2026Updated 8 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Python interface for cross-calling with HDL☆54Oct 27, 2026Updated last week
- Debug waveforms with GDB☆33Nov 12, 2025Updated 11 months ago
- A Verilog implementation of Multi-bit-throughput LFSR with an detailed document about LFSRs for HW design engineers☆10Jan 2, 2026Updated 10 months ago
- Packed data structure specifications for multi-language hardware projects.☆17Jun 29, 2026Updated 4 months ago
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆127Updated this week
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆29Feb 16, 2026Updated 8 months ago
- ☆15May 24, 2025Updated last year
- Digital Design Equivalence Checking☆114Updated this week
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Python package for creating and solving constrained randomization problems.☆20Oct 16, 2026Updated 3 weeks ago
- Generate conversions to/from VHDL types and std_logic_vector. Generate python-based tests.☆12Jul 7, 2026Updated 3 months ago
- UART cocotb module☆11Jun 30, 2021Updated 5 years ago
- Dyno-IR Monorepo. High-Performance Compiler Framework for HW Synthesis & Beyond.☆17Updated this week
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated last year
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- Simple template-based UVM code generator☆32Apr 15, 2026Updated 6 months ago
- Analog Circuit Simulator☆27Sep 6, 2024Updated 2 years ago
- RTLMeter benchmark suite☆34Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆40Updated this week
- A hardware verification framework in Rust, inspired by the UVM.☆14Oct 28, 2026Updated last week
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆80Jul 14, 2026Updated 3 months ago
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆129Sep 22, 2026Updated last month
- ☆48Oct 6, 2026Updated last month
- ☆10May 27, 2026Updated 5 months ago
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated last year
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- RTL-to-GDS: syn -> sta -> pnr -> gds☆15Sep 1, 2026Updated 2 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The UVM written in Python☆573Updated this week
- VHDLproc is a VHDL preprocessor☆25May 12, 2022Updated 4 years ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆48Oct 19, 2026Updated 2 weeks ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆19Sep 13, 2023Updated 3 years ago
- Rust Test Bench - write HDL tests in Rust.☆27Nov 28, 2022Updated 3 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 7 years ago