Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb
☆59Jun 7, 2026Updated last week
Alternatives and similar repositories for avl
Users that are interested in avl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 3 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated 8 months ago
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated 11 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Rust Test Bench - write HDL tests in Rust.☆27Nov 28, 2022Updated 3 years ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆34Mar 7, 2026Updated 3 months ago
- Top level CedarEDA integration package☆28Oct 22, 2024Updated last year
- Collects official SARS-CoV-2 infection statistics published by the city of Dresden.☆19Apr 26, 2023Updated 3 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Sep 13, 2023Updated 2 years ago
- Analog Circuit Simulator☆26Sep 6, 2024Updated last year
- A VHDL Core Library.☆18Mar 29, 2017Updated 9 years ago
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- YosysHQ SVA AXI Properties☆52Feb 7, 2023Updated 3 years ago
- CVA6 softcore contest☆24Apr 17, 2026Updated last month
- ☆15May 24, 2025Updated last year
- -Designed and Verified a Bus Functional Model of AHB-LITE Protocol from scratch. -Developed Assertion based verification IP to verify the…☆25Dec 9, 2015Updated 10 years ago
- Unit testing for cocotb☆170Apr 18, 2026Updated last month
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Aug 7, 2023Updated 2 years ago
- An Emacs minor mode that highlights current word in all visible buffers☆13Jan 7, 2024Updated 2 years ago
- A type-safe, formally verifiable HDL compiler in Lean 4. Inspired by Clash, built for high-assurance hardware synthesis.☆81Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Python library for operations with VCD and other digital wave files☆55May 19, 2026Updated 3 weeks ago
- A SAT solver implementation in VHDL, team tussle☆21Apr 13, 2016Updated 10 years ago
- ☆12May 8, 2022Updated 4 years ago
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆17Dec 24, 2020Updated 5 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆12Oct 26, 2019Updated 6 years ago
- ☆30Aug 19, 2019Updated 6 years ago
- Read Spectre PSF files☆80Dec 12, 2025Updated 6 months ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- Python library for the SDS011 Air Quality Sensor☆12Dec 16, 2023Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- WaveDrom compatible python command line☆116Jun 2, 2023Updated 3 years ago
- A SystemVerilog language server based on the Slang library.☆253Updated this week
- A VCD parser object☆40Jul 17, 2013Updated 12 years ago
- A hardware model checker for hyperproperties☆18Jun 14, 2024Updated 2 years ago
- Advanced Integrated Circuits 2024☆24Nov 16, 2024Updated last year
- Python packages providing a library for Verification Stimulus and Coverage☆146May 14, 2026Updated last month
- ☆11Jun 11, 2018Updated 8 years ago