A Python package for generating HDL wrappers and top modules for HDL sources
☆118Jun 3, 2026Updated this week
Alternatives and similar repositories for topwrap
Users that are interested in topwrap are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Raw image/video data analyzer☆49Jan 29, 2025Updated last year
- ☆37Apr 29, 2026Updated last month
- ☆22May 27, 2026Updated last week
- ☆15Oct 2, 2023Updated 2 years ago
- Raptor end-to-end FPGA Compiler and GUI☆98Dec 11, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆19Mar 19, 2026Updated 2 months ago
- ☆45Updated this week
- Library of FPGA architectures☆33Apr 13, 2026Updated last month
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated 2 years ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆39Nov 6, 2025Updated 7 months ago
- FOMU keystroke injector☆12Aug 7, 2023Updated 2 years ago
- ☆27May 30, 2026Updated last week
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆30Feb 2, 2026Updated 4 months ago
- Open source Logic Analyzer based on LiteX SoC☆27Apr 12, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆33Oct 15, 2024Updated last year
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- ☆16May 6, 2026Updated last month
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- ☆139May 29, 2026Updated last week
- A Python package to use FPGA development tools programmatically.☆146Mar 22, 2025Updated last year
- Coverview☆32Updated this week
- ☆50Updated this week
- VHDL code generator for AXI4-lite register files☆12May 22, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Hardware Snappy decompressor☆12Sep 11, 2024Updated last year
- A tiny 3-stage RISC-V core written in Chisel.☆16Apr 14, 2023Updated 3 years ago
- Experimental GMSL2 serializer board compatible with Antmicro MIPI CSI video accessories☆20Mar 21, 2025Updated last year
- Universal Memory Interface (UMI)☆159May 13, 2026Updated 3 weeks ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 13 years ago
- Opensource DDR3 Controller☆446May 21, 2026Updated 2 weeks ago
- Generate Zynq configurations without using the vendor GUI☆30Jul 5, 2023Updated 2 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Feb 12, 2026Updated 3 months ago
- HTML & Js based VCD viewer☆81Feb 16, 2026Updated 3 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RISC-V soft-core PEs for TaPaSCo☆23Jan 30, 2026Updated 4 months ago
- ☆20May 29, 2026Updated last week
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- Framework Open EDA Gui☆74Dec 11, 2024Updated last year
- ☆89Jun 2, 2026Updated last week
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- FPGA for uSDR☆23Apr 18, 2026Updated last month