A Python package for generating HDL wrappers and top modules for HDL sources
☆134Oct 8, 2026Updated this week
Alternatives and similar repositories for topwrap
Users that are interested in topwrap are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆147Oct 1, 2026Updated last week
- Coverview☆35Updated this week
- ☆47Updated this week
- Raw image/video data analyzer☆51Jan 29, 2025Updated last year
- ☆39Oct 2, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆95Updated this week
- ☆23Sep 29, 2026Updated last week
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Aug 11, 2026Updated last month
- ☆34Sep 16, 2026Updated 3 weeks ago
- This repository contains sample code integrating Renode with Verilator☆27May 27, 2025Updated last year
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆63Jul 25, 2026Updated 2 months ago
- ☆39Oct 2, 2026Updated last week
- ☆16May 25, 2026Updated 4 months ago
- FOMU keystroke injector☆12Aug 7, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Renode - Antmicro's open source simulation and virtual development framework for complex embedded systems☆3,001Updated this week
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated 2 years ago
- ☆13May 4, 2026Updated 5 months ago
- ☆26Sep 17, 2026Updated 3 weeks ago
- Raptor end-to-end FPGA Compiler and GUI☆101Dec 11, 2024Updated last year
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Sep 28, 2026Updated last week
- GitHub Action allowing to run tests in the Renode framework☆22Jan 13, 2026Updated 8 months ago
- ☆45Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆18Sep 9, 2024Updated 2 years ago
- ☆54Updated this week
- Drawio => VHDL and Verilog☆62Oct 15, 2023Updated 2 years ago
- RISC-V out-of-order core for education and research purposes☆100Updated this week
- ☆58Sep 15, 2026Updated 3 weeks ago
- SystemVerilog Linter based on pyslang☆33May 5, 2025Updated last year
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆39May 4, 2024Updated 2 years ago
- Control and Status Register map generator for HDL projects☆149May 24, 2025Updated last year
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆15Sep 9, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A simple TUI util to control V4L2 camera parameters☆36Nov 28, 2023Updated 2 years ago
- ☆15Oct 2, 2023Updated 3 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year
- DUTH RISC-V Microprocessor☆26Apr 5, 2026Updated 6 months ago
- Control and status register code generator toolchain☆218Sep 1, 2026Updated last month
- WAL enables programmable waveform analysis.☆187Sep 22, 2026Updated 2 weeks ago
- vRTLmod modifies Verilator generated RTL simulation code for faul-injection purposes. It transforms source code with the help of LLVM/C…☆20Mar 28, 2026Updated 6 months ago