antmicro / topwrap

Related projects ⓘ

Alternatives and complementary repositories for topwrap

• dineshannayya / yifive_r0
  A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program
  ☆17Updated last year
• olofk / fusesocotb
  Quick'n'dirty FuseSoC+cocotb example
  ☆17Updated 5 months ago
• AsFigo / pyslint
  SystemVerilog Linter based on pyslang
  ☆23Updated 8 months ago
• tmeissner / cryptocores
  cryptography ip-cores in vhdl / verilog
  ☆40Updated 3 years ago
• Xilinx / chipscopy
  ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…
  ☆47Updated this week
• Intuity / forastero
  Making cocotb testbenches that bit easier
  ☆24Updated last week
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆67Updated 6 months ago
• pybfms / pybfms
  Provides automation scripts for building BFMs
  ☆16Updated 3 years ago
• tarik-ibrahimovic / eduBOS5
  A compact, configurable RISC-V core
  ☆11Updated last week
• SystemRDL / PeakRDL-html
  Generate address space documentation HTML from compiled SystemRDL input
  ☆47Updated 2 months ago
• efabless / sky130_sram_macros_old
  ☆36Updated 2 years ago
• AI-Vector-Accelerator / ava-core
  A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)
  ☆30Updated 3 years ago
• hdlguy / make_for_vivado
  experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.
  ☆22Updated 11 months ago
• antmicro / verilator-verification-features-tests
  ☆14Updated this week
• RoaLogic / plic
  Platform Level Interrupt Controller
  ☆35Updated 6 months ago
• accellera-official / crave
  Constrained RAndom Verification Enviroment (CRAVE)
  ☆16Updated last year
• hdl-registers / hdl-registers
  An open-source HDL register code generator fast enough to run in real time.
  ☆37Updated this week
• mattvenn / multi_project_tools
  tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles
  ☆35Updated last year
• aignacio / mpsoc_example
  ☆57Updated 3 years ago
• wyvernSemi / mem_model
  High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model
  ☆22Updated this week
• verilator / verilator_ext_tests
  Extended and external tests for Verilator testing
  ☆15Updated last week
• hVHDL / hVHDL_floating_point
  high level VHDL floating point library for synthesis in fpga
  ☆15Updated 4 months ago
• gsmecher / pyxsi
  Python/C/RTL cosimulation with Xilinx's xsim simulator
  ☆64Updated 2 months ago
• plex1 / SpinalDev
  Docker Development Environment for SpinalHDL
  ☆18Updated 3 months ago
• tmeissner / vhdl_verification
  Examples and design pattern for VHDL verification
  ☆15Updated 8 years ago
• schang412 / cocotbext-spi
  ☆20Updated 3 weeks ago
• aignacio / nox
  RISC-V Nox core
  ☆61Updated 3 months ago
• antmicro / cocotb-verilator-build
  ☆26Updated last year
• pulp-platform / svase
  ☆29Updated 2 months ago
• b224hisl / rioschip
  ☆33Updated 2 years ago