antmicro / topwrap
A Python package for generating HDL wrappers and top modules for HDL sources
☆31Updated last week
Alternatives and similar repositories for topwrap:
Users that are interested in topwrap are comparing it to the libraries listed below
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆16Updated last month
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 3 months ago
- SystemVerilog Linter based on pyslang☆29Updated 2 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- ☆31Updated 2 months ago
- cryptography ip-cores in vhdl / verilog☆40Updated 4 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆65Updated 6 months ago
- A compact, configurable RISC-V core☆11Updated last month
- An open source, parameterized SystemVerilog digital hardware IP library☆26Updated 9 months ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- Provides automation scripts for building BFMs☆16Updated 3 years ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments☆51Updated last week
- ☆26Updated last year
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆22Updated 3 months ago
- Open source RTL simulation acceleration on commodity hardware☆24Updated last year
- Python interface for cross-calling with HDL☆31Updated this week
- USB virtual model in C++ for Verilog☆29Updated 4 months ago
- Examples and design pattern for VHDL verification☆15Updated 8 years ago
- RISC-V Nox core☆62Updated 7 months ago
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- Making cocotb testbenches that bit easier☆29Updated last week
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆24Updated last week
- ☆20Updated this week
- An open-source HDL register code generator fast enough to run in real time.☆58Updated this week
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆53Updated 3 weeks ago
- UART models for cocotb☆26Updated 2 years ago
- ☆59Updated 3 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆41Updated last year