A Python package for generating HDL wrappers and top modules for HDL sources
☆133Aug 27, 2026Updated this week
Alternatives and similar repositories for topwrap
Users that are interested in topwrap are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆145Updated this week
- Coverview☆33Updated this week
- ☆47Updated this week
- Raw image/video data analyzer☆51Jan 29, 2025Updated last year
- ☆38Aug 6, 2026Updated 3 weeks ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆72Updated this week
- ☆23Updated this week
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Aug 11, 2026Updated 2 weeks ago
- This repository contains sample code integrating Renode with Verilator☆27May 27, 2025Updated last year
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆61Jul 25, 2026Updated last month
- ☆36Updated this week
- ☆16May 25, 2026Updated 3 months ago
- FOMU keystroke injector☆12Aug 7, 2023Updated 3 years ago
- Renode - Antmicro's open source simulation and virtual development framework for complex embedded systems☆2,793Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated 2 years ago
- ☆13May 4, 2026Updated 3 months ago
- ☆26Aug 21, 2026Updated last week
- Raptor end-to-end FPGA Compiler and GUI☆99Dec 11, 2024Updated last year
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Mar 5, 2025Updated last year
- GitHub Action allowing to run tests in the Renode framework☆21Jan 13, 2026Updated 7 months ago
- ☆40Updated this week
- ☆18Sep 9, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆53Updated this week
- Drawio => VHDL and Verilog☆62Oct 15, 2023Updated 2 years ago
- ☆28Updated this week
- RISC-V out-of-order core for education and research purposes☆95Updated this week
- ☆23Dec 11, 2025Updated 8 months ago
- ☆56Updated this week
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated 2 years ago
- SystemVerilog Linter based on pyslang☆33May 5, 2025Updated last year
- Control and Status Register map generator for HDL projects☆147May 24, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆15Sep 9, 2022Updated 3 years ago
- A simple TUI util to control V4L2 camera parameters☆36Nov 28, 2023Updated 2 years ago
- ☆15Oct 2, 2023Updated 2 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year
- DUTH RISC-V Microprocessor☆26Apr 5, 2026Updated 4 months ago
- Control and status register code generator toolchain☆210Jul 14, 2026Updated last month
- WAL enables programmable waveform analysis.☆183Aug 16, 2026Updated last week