antmicro / topwrapLinks
A Python package for generating HDL wrappers and top modules for HDL sources
☆33Updated last week
Alternatives and similar repositories for topwrap
Users that are interested in topwrap are comparing it to the libraries listed below
Sorting:
- USB virtual model in C++ for Verilog☆31Updated 8 months ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 7 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- SystemVerilog Linter based on pyslang☆31Updated 2 months ago
- ☆37Updated 3 years ago
- high level VHDL floating point library for synthesis in fpga☆18Updated 4 months ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 3 months ago
- RISC-V Nox core☆65Updated 3 months ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆24Updated last week
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Flip flop setup, hold & metastability explorer tool☆36Updated 2 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆8Updated last month
- Virtual development board for HDL design☆42Updated 2 years ago
- ☆33Updated 2 years ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments☆62Updated last week
- FPGA250 aboard the eFabless Caravel☆30Updated 4 years ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆13Updated this week
- Drawio => VHDL and Verilog☆56Updated last year
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆57Updated last week
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆62Updated this week
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 7 months ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆71Updated 10 months ago
- Open Source Verification Bundle for VHDL and System Verilog☆45Updated last year