A Python package for generating HDL wrappers and top modules for HDL sources
☆71Apr 27, 2026Updated this week
Alternatives and similar repositories for topwrap
Users that are interested in topwrap are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Raw image/video data analyzer☆49Jan 29, 2025Updated last year
- ☆35Apr 21, 2026Updated last week
- ☆20Apr 22, 2026Updated last week
- ☆15Oct 2, 2023Updated 2 years ago
- Raptor end-to-end FPGA Compiler and GUI☆96Dec 11, 2024Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆19Mar 19, 2026Updated last month
- ☆42Apr 9, 2026Updated 3 weeks ago
- Library of FPGA architectures☆32Apr 13, 2026Updated 2 weeks ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated last year
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 5 months ago
- FOMU keystroke injector☆12Aug 7, 2023Updated 2 years ago
- ☆23Apr 21, 2026Updated last week
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆29Feb 2, 2026Updated 2 months ago
- Open source Logic Analyzer based on LiteX SoC☆27Apr 12, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆33Oct 15, 2024Updated last year
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- ☆15Mar 9, 2026Updated last month
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- ☆93Apr 14, 2026Updated 2 weeks ago
- A Python package to use FPGA development tools programmatically.☆146Mar 22, 2025Updated last year
- Coverview☆28Jan 29, 2026Updated 3 months ago
- ☆45Apr 22, 2026Updated last week
- VHDL code generator for AXI4-lite register files☆12May 22, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Hardware Snappy decompressor☆11Sep 11, 2024Updated last year
- A tiny 3-stage RISC-V core written in Chisel.☆16Apr 14, 2023Updated 3 years ago
- Experimental GMSL2 serializer board compatible with Antmicro MIPI CSI video accessories☆21Mar 21, 2025Updated last year
- Universal Memory Interface (UMI)☆158Apr 16, 2026Updated last week
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆29Mar 29, 2013Updated 13 years ago
- Opensource DDR3 Controller☆428Jan 18, 2026Updated 3 months ago
- HTML & Js based VCD viewer☆75Feb 16, 2026Updated 2 months ago
- Generate Zynq configurations without using the vendor GUI☆30Jul 5, 2023Updated 2 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Feb 12, 2026Updated 2 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆86Apr 21, 2026Updated last week
- RISC-V soft-core PEs for TaPaSCo☆23Jan 30, 2026Updated 2 months ago
- ☆20Updated this week
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- Framework Open EDA Gui☆74Dec 11, 2024Updated last year
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- FPGA for uSDR☆21Apr 18, 2026Updated last week