antmicro / topwrapLinks
A Python package for generating HDL wrappers and top modules for HDL sources
☆35Updated this week
Alternatives and similar repositories for topwrap
Users that are interested in topwrap are comparing it to the libraries listed below
Sorting:
- RISC-V Nox core☆66Updated 2 weeks ago
- SystemVerilog Linter based on pyslang☆31Updated 3 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- ☆32Updated 7 months ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆24Updated last month
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- ☆30Updated 2 weeks ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 8 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆28Updated last year
- SystemVerilog FSM generator☆32Updated last year
- Common SystemVerilog RTL modules for RgGen☆13Updated 2 months ago
- YosysHQ SVA AXI Properties☆42Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month
- ☆10Updated last year
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆57Updated this week
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments☆62Updated 3 weeks ago
- ☆38Updated 3 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆28Updated last year
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- ☆33Updated 2 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆73Updated 2 weeks ago
- An automatic clock gating utility☆50Updated 3 months ago
- ☆27Updated this week
- FPGA250 aboard the eFabless Caravel☆30Updated 4 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- ☆14Updated 4 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year