antmicro / topwrapLinks
A Python package for generating HDL wrappers and top modules for HDL sources
☆38Updated last week
Alternatives and similar repositories for topwrap
Users that are interested in topwrap are comparing it to the libraries listed below
Sorting:
- SystemVerilog Linter based on pyslang☆31Updated 5 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆29Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆24Updated 3 months ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments☆67Updated last month
- RISC-V Nox core☆68Updated 3 months ago
- ☆14Updated 7 months ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 11 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 3 months ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- UART cocotb module☆11Updated 4 years ago
- ☆38Updated 3 years ago
- Common SystemVerilog RTL modules for RgGen☆13Updated last month
- SystemVerilog FSM generator☆32Updated last year
- SpiceBind – spice inside HDL simulator☆56Updated 3 months ago
- A compact, configurable RISC-V core☆12Updated 2 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- ☆33Updated 9 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 4 months ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆29Updated last month
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆48Updated last week
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆62Updated 3 weeks ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆10Updated 5 months ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆31Updated last year