A Python package for generating HDL wrappers and top modules for HDL sources
☆134Oct 27, 2026Updated this week
Alternatives and similar repositories for topwrap
Users that are interested in topwrap are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆149Oct 6, 2026Updated 3 weeks ago
- Coverview☆36Oct 5, 2026Updated 3 weeks ago
- ☆48Oct 6, 2026Updated 3 weeks ago
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆120Updated this week
- Raw image/video data analyzer☆51Jan 29, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆40Updated this week
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆66Jul 25, 2026Updated 3 months ago
- ☆34Updated this week
- ☆23Sep 29, 2026Updated last month
- ☆40Updated this week
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Aug 11, 2026Updated 2 months ago
- ☆18Sep 29, 2026Updated last month
- This repository contains sample code integrating Renode with Verilator☆27May 27, 2025Updated last year
- ☆14Sep 30, 2026Updated 3 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated 2 years ago
- A tool for creating HDL-Schematics☆10Jul 24, 2026Updated 3 months ago
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆265Oct 6, 2026Updated 3 weeks ago
- ☆16May 25, 2026Updated 5 months ago
- Renode - Antmicro's open source simulation and virtual development framework for complex embedded systems☆3,080Updated this week
- FOMU keystroke injector☆12Aug 7, 2023Updated 3 years ago
- RISC-V soft-core PEs for TaPaSCo☆24Jul 24, 2026Updated 3 months ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- ☆13May 4, 2026Updated 5 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆39May 4, 2024Updated 2 years ago
- Raptor end-to-end FPGA Compiler and GUI☆101Dec 11, 2024Updated last year
- A simple Python utility for extracting documentation snippets from tutorials.☆17May 22, 2026Updated 5 months ago
- USB2 core for LiteX☆12Sep 30, 2026Updated last month
- ☆18Feb 14, 2025Updated last year
- GitHub Action allowing to run tests in the Renode framework☆22Oct 22, 2026Updated last week
- A simple TUI util to control V4L2 camera parameters☆36Nov 28, 2023Updated 2 years ago
- ☆26Updated this week
- Scalable Interface for RISC-V ISA Extensions☆26Aug 13, 2026Updated 2 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆13Aug 17, 2026Updated 2 months ago
- SystemVerilog compiler and language services☆1,173Updated this week
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Sep 28, 2026Updated last month
- RISC-V out-of-order core for education and research purposes☆101Updated this week
- Code generation tool for control and status registers☆474Sep 11, 2026Updated last month
- SystemVerilog IPs and Modules for architectural redundancy designs.☆23Oct 22, 2026Updated last week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆334Jun 30, 2025Updated last year