antmicro / topwrapLinks
A Python package for generating HDL wrappers and top modules for HDL sources
☆36Updated last week
Alternatives and similar repositories for topwrap
Users that are interested in topwrap are comparing it to the libraries listed below
Sorting:
- SystemVerilog Linter based on pyslang☆31Updated 5 months ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆24Updated 3 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- SpiceBind – spice inside HDL simulator☆55Updated 3 months ago
- An open source, parameterized SystemVerilog digital hardware IP library☆29Updated last year
- submission repository for efabless mpw6 shuttle☆30Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- Common SystemVerilog RTL modules for RgGen☆13Updated last month
- RISC-V Nox core☆68Updated 2 months ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments☆66Updated last week
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 10 months ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆61Updated 2 months ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 6 months ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- ☆14Updated 6 months ago
- SystemVerilog FSM generator☆32Updated last year
- A simple DDR3 memory controller☆60Updated 2 years ago
- UART cocotb module☆11Updated 4 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- ☆32Updated 9 months ago
- An open-source HDL register code generator fast enough to run in real time.☆73Updated 3 weeks ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆75Updated 2 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 3 months ago
- LunaPnR is a place and router for integrated circuits☆47Updated 2 months ago
- ☆33Updated 2 years ago
- ☆29Updated 2 weeks ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- YosysHQ SVA AXI Properties☆42Updated 2 years ago