A Python package for generating HDL wrappers and top modules for HDL sources
☆132Aug 7, 2026Updated this week
Alternatives and similar repositories for topwrap
Users that are interested in topwrap are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆143Updated this week
- Coverview☆32Updated this week
- ☆47Jul 31, 2026Updated last week
- Raw image/video data analyzer☆50Jan 29, 2025Updated last year
- ☆37Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- SystemVerilog (IEEE 1800-2017) Simulator☆70Updated this week
- ☆23Updated this week
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Mar 3, 2026Updated 5 months ago
- This repository contains sample code integrating Renode with Verilator☆27May 27, 2025Updated last year
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆58Jul 25, 2026Updated 2 weeks ago
- ☆35Jul 29, 2026Updated last week
- ☆16May 25, 2026Updated 2 months ago
- FOMU keystroke injector☆12Aug 7, 2023Updated 3 years ago
- Renode - Antmicro's open source simulation and virtual development framework for complex embedded systems☆2,718Updated this week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated 2 years ago
- ☆13May 4, 2026Updated 3 months ago
- ☆26Jun 19, 2026Updated last month
- Raptor end-to-end FPGA Compiler and GUI☆99Dec 11, 2024Updated last year
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Mar 5, 2025Updated last year
- GitHub Action allowing to run tests in the Renode framework☆21Jan 13, 2026Updated 6 months ago
- ☆38Aug 3, 2026Updated last week
- ☆18Sep 9, 2024Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆53Updated this week
- Drawio => VHDL and Verilog☆62Oct 15, 2023Updated 2 years ago
- ☆27Updated this week
- RISC-V out-of-order core for education and research purposes☆94Updated this week
- ☆23Dec 11, 2025Updated 7 months ago
- ☆54Updated this week
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated 2 years ago
- SystemVerilog Linter based on pyslang☆33May 5, 2025Updated last year
- Control and Status Register map generator for HDL projects☆145May 24, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆15Sep 9, 2022Updated 3 years ago
- A simple TUI util to control V4L2 camera parameters☆36Nov 28, 2023Updated 2 years ago
- ☆15Oct 2, 2023Updated 2 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year
- DUTH RISC-V Microprocessor☆26Apr 5, 2026Updated 4 months ago
- Control and status register code generator toolchain☆205Jul 14, 2026Updated 3 weeks ago
- WAL enables programmable waveform analysis.☆182May 31, 2026Updated 2 months ago