A Python package for generating HDL wrappers and top modules for HDL sources
☆62Mar 16, 2026Updated this week
Alternatives and similar repositories for topwrap
Users that are interested in topwrap are comparing it to the libraries listed below
Sorting:
- Raw image/video data analyzer☆48Jan 29, 2025Updated last year
- ☆35Feb 20, 2026Updated last month
- ☆19Mar 13, 2026Updated last week
- ☆15Oct 2, 2023Updated 2 years ago
- Raptor end-to-end FPGA Compiler and GUI☆96Dec 11, 2024Updated last year
- ☆19Feb 6, 2024Updated 2 years ago
- Library of FPGA architectures☆31Mar 9, 2026Updated last week
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated last year
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 4 months ago
- FOMU keystroke injector☆12Aug 7, 2023Updated 2 years ago
- ☆21Mar 4, 2026Updated 2 weeks ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆27Feb 2, 2026Updated last month
- Open source Logic Analyzer based on LiteX SoC☆27Apr 12, 2025Updated 11 months ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- ☆14Mar 9, 2026Updated last week
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- ☆90Mar 2, 2026Updated 2 weeks ago
- A Python package to use FPGA development tools programmatically.☆145Mar 22, 2025Updated 11 months ago
- Coverview☆28Jan 29, 2026Updated last month
- ☆43Mar 11, 2026Updated last week
- VHDL code generator for AXI4-lite register files☆12May 22, 2024Updated last year
- Hardware Snappy decompressor☆11Sep 11, 2024Updated last year
- A tiny 3-stage RISC-V core written in Chisel.☆16Apr 14, 2023Updated 2 years ago
- Experimental GMSL2 serializer board compatible with Antmicro MIPI CSI video accessories☆20Mar 21, 2025Updated 11 months ago
- Universal Memory Interface (UMI)☆157Mar 9, 2026Updated last week
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 12 years ago
- Opensource DDR3 Controller☆422Jan 18, 2026Updated 2 months ago
- HTML & Js based VCD viewer☆73Feb 16, 2026Updated last month
- Generate Zynq configurations without using the vendor GUI☆30Jul 5, 2023Updated 2 years ago
- ☆83Mar 9, 2026Updated last week
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Feb 12, 2026Updated last month
- RISC-V soft-core PEs for TaPaSCo☆23Jan 30, 2026Updated last month
- ☆20Mar 10, 2026Updated last week
- Framework Open EDA Gui☆73Dec 11, 2024Updated last year
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 9 years ago
- Soft-logic designs and HAL libraries for various subsystems found in Oxide hardware.☆19Updated this week
- FPGA for uSDR☆21Feb 22, 2026Updated 3 weeks ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago