A Python package for generating HDL wrappers and top modules for HDL sources
☆128Jul 20, 2026Updated this week
Alternatives and similar repositories for topwrap
Users that are interested in topwrap are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆141Jun 25, 2026Updated 3 weeks ago
- Coverview☆31Jun 3, 2026Updated last month
- ☆46Updated this week
- Raw image/video data analyzer☆50Jan 29, 2025Updated last year
- ☆37Jul 1, 2026Updated 2 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SystemVerilog (IEEE 1800-2017) Simulator☆61Updated this week
- ☆23Updated this week
- This repository contains sample code integrating Renode with Verilator☆27May 27, 2025Updated last year
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆39Nov 6, 2025Updated 8 months ago
- FOMU keystroke injector☆12Aug 7, 2023Updated 2 years ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- ☆13May 4, 2026Updated 2 months ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated 2 years ago
- ☆27Jun 19, 2026Updated last month
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Raptor end-to-end FPGA Compiler and GUI☆99Dec 11, 2024Updated last year
- ☆27Updated this week
- ☆37Jul 10, 2026Updated last week
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Mar 5, 2025Updated last year
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Mar 3, 2026Updated 4 months ago
- ☆51Updated this week
- ☆17Sep 9, 2024Updated last year
- Drawio => VHDL and Verilog☆62Oct 15, 2023Updated 2 years ago
- RISC-V out-of-order core for education and research purposes☆92Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆23Dec 11, 2025Updated 7 months ago
- ☆54Updated this week
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated 2 years ago
- SystemVerilog Linter based on pyslang☆33May 5, 2025Updated last year
- Control and Status Register map generator for HDL projects☆143May 24, 2025Updated last year
- A simple TUI util to control V4L2 camera parameters☆36Nov 28, 2023Updated 2 years ago
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆14Sep 9, 2022Updated 3 years ago
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆83Mar 28, 2026Updated 3 months ago
- Renode - Antmicro's open source simulation and virtual development framework for complex embedded systems☆2,664Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆15Oct 2, 2023Updated 2 years ago
- ☆35Updated this week
- DUTH RISC-V Microprocessor☆26Apr 5, 2026Updated 3 months ago
- WAL enables programmable waveform analysis.☆182May 31, 2026Updated last month
- ☆16May 25, 2026Updated last month
- Run your tests in a configurable, emulated Linux environment with a custom kernel and access to virtual peripherals☆16Mar 5, 2026Updated 4 months ago
- Opensource DDR3 Controller☆462Jun 12, 2026Updated last month