antmicro / topwrapLinks
A Python package for generating HDL wrappers and top modules for HDL sources
☆40Updated last week
Alternatives and similar repositories for topwrap
Users that are interested in topwrap are comparing it to the libraries listed below
Sorting:
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆30Updated last year
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆25Updated 5 months ago
- SystemVerilog Linter based on pyslang☆31Updated 7 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- UART cocotb module☆11Updated 4 years ago
- RISC-V Nox core☆69Updated 4 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated last year
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- ☆33Updated 11 months ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆46Updated 2 weeks ago
- ☆14Updated 8 months ago
- ☆38Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 5 months ago
- An automatic clock gating utility☆51Updated 7 months ago
- LunaPnR is a place and router for integrated circuits☆47Updated 4 months ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆62Updated this week
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- FPGA250 aboard the eFabless Caravel☆32Updated 4 years ago
- SpiceBind – spice inside HDL simulator☆56Updated 5 months ago
- ☆10Updated 2 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 4 months ago
- A simple DDR3 memory controller☆61Updated 2 years ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments☆69Updated 2 months ago
- An open source PDK using TIGFET 10nm devices.☆54Updated 2 years ago
- A compact, configurable RISC-V core☆12Updated 4 months ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆48Updated this week
- USB virtual model in C++ for Verilog☆32Updated last year