antmicro / topwrapLinks
A Python package for generating HDL wrappers and top modules for HDL sources
☆36Updated 2 weeks ago
Alternatives and similar repositories for topwrap
Users that are interested in topwrap are comparing it to the libraries listed below
Sorting:
- SystemVerilog Linter based on pyslang☆31Updated 4 months ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 9 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- SpiceBind – spice inside HDL simulator☆54Updated 2 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- RISC-V Nox core☆68Updated last month
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆29Updated last year
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments☆65Updated 2 months ago
- ☆32Updated 8 months ago
- SystemVerilog FSM generator☆32Updated last year
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆24Updated 2 months ago
- ☆29Updated 3 weeks ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆23Updated 2 weeks ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆47Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 months ago
- ☆14Updated 5 months ago
- Open Source Verification Bundle for VHDL and System Verilog☆45Updated last year
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆59Updated last month
- FPGA250 aboard the eFabless Caravel☆30Updated 4 years ago
- YosysHQ SVA AXI Properties☆42Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- USB virtual model in C++ for Verilog☆31Updated 11 months ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆75Updated last month
- ☆10Updated last year
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆10Updated 3 months ago
- Characterizer☆30Updated last month
- An automatic clock gating utility☆50Updated 5 months ago