antmicro / topwrapLinks
A Python package for generating HDL wrappers and top modules for HDL sources
☆39Updated last week
Alternatives and similar repositories for topwrap
Users that are interested in topwrap are comparing it to the libraries listed below
Sorting:
- RISC-V Nox core☆68Updated 3 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- ☆14Updated 7 months ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 11 months ago
- SystemVerilog Linter based on pyslang☆31Updated 6 months ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆25Updated 4 months ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆62Updated this week
- UART cocotb module☆11Updated 4 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆30Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 4 months ago
- A simple DDR3 memory controller☆61Updated 2 years ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments☆69Updated last month
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- ☆10Updated 2 years ago
- SpiceBind – spice inside HDL simulator☆56Updated 4 months ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆29Updated last week
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 3 months ago
- ☆33Updated 10 months ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆48Updated last week
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆114Updated this week
- Bitstream relocation and manipulation tool.☆49Updated 2 years ago
- ☆33Updated 2 years ago
- high level VHDL floating point library for synthesis in fpga☆18Updated this week
- Common SystemVerilog RTL modules for RgGen☆13Updated 2 months ago
- An open source PDK using TIGFET 10nm devices.☆54Updated 2 years ago
- ☆38Updated 3 years ago
- FPGA250 aboard the eFabless Caravel☆31Updated 4 years ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago