Python interface for cross-calling with HDL
☆54Oct 27, 2026Updated this week
Alternatives and similar repositories for pyhdl-if
Users that are interested in pyhdl-if are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Staging area for new features of cocotb☆15Updated this week
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Aug 31, 2026Updated 2 months ago
- Rust Test Bench - write HDL tests in Rust.☆27Nov 28, 2022Updated 3 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆149Oct 26, 2026Updated last week
- Making cocotb testbenches that bit easier☆43Feb 28, 2026Updated 8 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆40Aug 31, 2026Updated 2 months ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆61Sep 19, 2026Updated last month
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated last year
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated last year
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆129Sep 22, 2026Updated last month
- UART cocotb module☆11Jun 30, 2021Updated 5 years ago
- The UVM written in Python☆572Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- AMIQ Externally Controlled Test Bench☆12Jan 13, 2025Updated last year
- Python library for operations with VCD and other digital wave files☆56May 19, 2026Updated 5 months ago
- Dyno-IR Monorepo. High-Performance Compiler Framework for HW Synthesis & Beyond.☆17Updated this week
- example of python vpi integration☆13Nov 25, 2014Updated 11 years ago
- SystemVerilog Extension Library -- a library of utilities for generic programming and increased productivity☆47Oct 25, 2026Updated last week
- Reflection API for SystemVerilog☆14Mar 30, 2026Updated 7 months ago
- ☆15May 24, 2025Updated last year
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆70Aug 18, 2021Updated 5 years ago
- WaveDrom compatible python command line☆118Jun 2, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A header only C++11 library for functional coverage☆35Oct 7, 2026Updated 3 weeks ago
- Digital Design Equivalence Checking☆114Updated this week
- A hardware verification framework in Rust, inspired by the UVM.☆14Updated this week
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆123Updated this week
- A Python package for creating and solving constrained randomization problems.☆20Oct 14, 2024Updated 2 years ago
- ☆10May 27, 2026Updated 5 months ago
- Python package for writing Value Change Dump (VCD) files.☆136Oct 19, 2026Updated last week
- Import and export IP-XACT XML register models☆41Nov 5, 2025Updated 11 months ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A Python package for creating and solving constrained randomization problems.☆20Oct 16, 2026Updated 2 weeks ago
- Running Python code in SystemVerilog☆73May 8, 2026Updated 5 months ago
- MCP server for AI agents to explore SystemVerilog, Verilog and VHDL (beta) designs: trace connectivity, walk hierarchy, jump to source - …☆21Updated this week
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆77Sep 22, 2026Updated last month
- IP-XACT XML binding library☆17Jun 23, 2016Updated 10 years ago
- Python-based IP-XACT parser and utilities☆142Jun 13, 2024Updated 2 years ago