Alternatives and similar repositories for vaporview

Users that are interested in vaporview are comparing it to the libraries listed below

• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆198Updated 3 months ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆154Updated 3 weeks ago
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆171Updated this week
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆116Updated last month
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆138Updated last month
• FPGA-Research / FABulous
  Fabric generator and CAD tools.
  ☆187Updated 2 weeks ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆220Updated this week
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆128Updated this week
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆328Updated this week
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆347Updated 2 weeks ago
• themperek / cocotb-test
  Unit testing for cocotb
  ☆161Updated 2 weeks ago
• efabless / openlane2
  The next generation of OpenLane, rewritten from scratch with a modular architecture
  ☆301Updated 4 months ago
• accellera-official / uvm-core
  ☆87Updated 9 months ago
• themperek / cocotb-vivado
  Limited python / cocotb interface to Xilinx/AMD Vivado simulator.
  ☆44Updated 5 months ago
• OSVVM / AXI4
  AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…
  ☆136Updated last week
• hdl / awesome
  A curated list of awesome resources for HDL design and verification
  ☆151Updated last week
• pulp-platform / croc
  A PULP SoC for education, easy to understand and extend with a full flow for a physical design.
  ☆115Updated this week
• AUCOHL / DFFRAM
  Standard Cell Library based Memory Compiler using FF/Latch cells
  ☆147Updated last year
• pulp-platform / FlooNoC
  A Fast, Low-Overhead On-chip Network
  ☆211Updated last week
• mciepluc / cocotb-coverage
  Functional Coverage and Constrained Randomization Extensions for Cocotb
  ☆113Updated last year
• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆211Updated 2 months ago
• raysalemi / Python4RTLVerification
  ☆160Updated 2 years ago
• rggen / rggen
  Code generation tool for control and status registers
  ☆398Updated 3 weeks ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆391Updated 5 months ago
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆115Updated last year
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆269Updated last year
• stnolting / neorv32-verilog
  ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
  ☆92Updated this week
• tomverbeure / math
  SpinalHDL Hardware Math Library
  ☆87Updated 11 months ago
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆144Updated last month
• AUCOHL / Fault
  A complete open-source design-for-testing (DFT) Solution
  ☆160Updated last month