Waveform Viewer Extension for VScode
☆354Aug 14, 2026Updated this week
Alternatives and similar repositories for vaporview
Users that are interested in vaporview are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆141Jul 21, 2026Updated 3 weeks ago
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆60Jul 25, 2026Updated 3 weeks ago
- SystemVerilog file list pruner☆19Aug 2, 2026Updated 2 weeks ago
- Debug waveforms with GDB☆33Nov 12, 2025Updated 9 months ago
- Digital Design Equivalence Checking☆99Updated this week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- SpiceBind – spice inside HDL simulator☆58Updated this week
- cocotb: Python-based chip (RTL) verification☆2,471Updated this week
- SystemVerilog design elaborator into word-level netlist form☆247Updated this week
- Control and status register code generator toolchain☆208Jul 14, 2026Updated last month
- A Risc-V SoC for Tiny Tapeout☆55Jul 12, 2026Updated last month
- An abstraction library for interfacing EDA tools☆788Updated this week
- SystemVerilog compiler and language services☆1,115Updated this week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆737Aug 7, 2026Updated last week
- A SystemVerilog language server based on the Slang library.☆301Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆71Updated this week
- Parse FSDB waveform files☆23Apr 13, 2026Updated 4 months ago
- SystemVerilog/Verilog support for vscode using Ctags☆38Sep 19, 2025Updated 10 months ago
- SystemVerilog to Verilog conversion☆749Updated this week
- Python script to transform a VCD file to wavedrom format☆85Aug 18, 2022Updated 4 years ago
- This repository provides an automated shell script to set up a Verilator + UVM-based workflow using the [RTL2UVM](https://github.com/rpja…☆21Oct 21, 2025Updated 9 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated last month
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆29Feb 16, 2026Updated 6 months ago
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆21Sep 10, 2025Updated 11 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- WAL enables programmable waveform analysis.☆182Updated this week
- HTML & Js based VCD viewer☆84Feb 16, 2026Updated 6 months ago
- Code generation tool for control and status registers☆467Updated this week
- Making cocotb testbenches that bit easier☆41Feb 28, 2026Updated 5 months ago
- impulse is an event and waveform visualization and analysis workbench (simulation, traces, logs) which helps engineers to comfortably und…☆30Jul 8, 2026Updated last month
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆368Dec 2, 2025Updated 8 months ago
- SystemVerilog synthesis tool☆235Mar 10, 2025Updated last year
- The UVM written in Python☆569Updated this week
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆70Aug 18, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆181Feb 2, 2026Updated 6 months ago
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 4 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,907Updated this week
- ASIC implementation flow infrastructure, successor to OpenLane☆514Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,451Aug 11, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆827Jul 13, 2026Updated last month
- Python library for operations with VCD and other digital wave files☆55May 19, 2026Updated 2 months ago