Alternatives and similar repositories for vaporview

Users that are interested in vaporview are comparing it to the libraries listed below

• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆201Updated 4 months ago
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆139Updated last month
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆118Updated last month
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆172Updated this week
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆138Updated this week
• FPGA-Research / FABulous
  Fabric generator and CAD tools.
  ☆190Updated last week
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆155Updated last month
• themperek / cocotb-vivado
  Limited python / cocotb interface to Xilinx/AMD Vivado simulator.
  ☆44Updated 5 months ago
• pulp-platform / croc
  A PULP SoC for education, easy to understand and extend with a full flow for a physical design.
  ☆122Updated this week
• stnolting / neorv32-verilog
  ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
  ☆93Updated this week
• AUCOHL / DFFRAM
  Standard Cell Library based Memory Compiler using FF/Latch cells
  ☆151Updated 2 weeks ago
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆364Updated last month
• efabless / openlane2
  The next generation of OpenLane, rewritten from scratch with a modular architecture
  ☆303Updated 4 months ago
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆115Updated last year
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆244Updated 9 months ago
• OSVVM / AXI4
  AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…
  ☆137Updated last month
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆221Updated 3 weeks ago
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆77Updated 2 years ago
• rggen / rggen
  Code generation tool for control and status registers
  ☆406Updated last month
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆145Updated last month
• AUCOHL / Fault
  A complete open-source design-for-testing (DFT) Solution
  ☆161Updated last month
• kevinpt / symbolator
  HDL symbol generator
  ☆191Updated 2 years ago
• jamieiles / uart
  Verilog UART
  ☆173Updated 12 years ago
• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆211Updated this week
• tmeissner / psl_with_ghdl
  Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
  ☆66Updated 5 months ago
• wallento / wavedrompy
  WaveDrom compatible python command line
  ☆105Updated 2 years ago
• SpinalHDL / VexiiRiscv
  Like VexRiscv, but, Harder, Better, Faster, Stronger
  ☆167Updated this week
• themperek / cocotb-test
  Unit testing for cocotb
  ☆160Updated last month
• pieter3d / simview
  ☆79Updated last year
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆290Updated last month