Lramseyer / vaporviewView external linksLinks
Waveform Viewer Extension for VScode
☆314Updated this week
Alternatives and similar repositories for vaporview
Users that are interested in vaporview are comparing it to the libraries listed below
Sorting:
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆106Feb 7, 2026Updated last week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆691Dec 14, 2025Updated 2 months ago
- SystemVerilog/Verilog support for vscode using Ctags☆37Sep 19, 2025Updated 4 months ago
- impulse is an event and waveform visualization and analysis workbench (simulation, traces, logs) which helps engineers to comfortably und…☆29Dec 1, 2025Updated 2 months ago
- Example of how to get started with olofk/fusesoc.☆19Jul 25, 2021Updated 4 years ago
- cocotb: Python-based chip (RTL) verification☆2,251Updated this week
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆35Nov 6, 2025Updated 3 months ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆63Aug 18, 2021Updated 4 years ago
- WAL enables programmable waveform analysis.☆164Nov 10, 2025Updated 3 months ago
- An abstraction library for interfacing EDA tools☆750Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆645Jan 19, 2026Updated 3 weeks ago
- SystemVerilog to Verilog conversion☆701Nov 24, 2025Updated 2 months ago
- SystemVerilog compiler and language services☆948Updated this week
- Python script to transform a VCD file to wavedrom format☆84Aug 18, 2022Updated 3 years ago
- Extracts specified data from a VCD file into CSV form☆10Jan 10, 2020Updated 6 years ago
- A command-line tool for displaying vcd waveforms.☆66Feb 19, 2024Updated last year
- Making cocotb testbenches that bit easier☆37Oct 26, 2025Updated 3 months ago
- A Risc-V SoC for Tiny Tapeout☆48Dec 2, 2025Updated 2 months ago
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- WaveDrom compatible python command line☆112Jun 2, 2023Updated 2 years ago
- Python bindings for slang, a library for compiling SystemVerilog☆65Jan 18, 2025Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,387Updated this week
- Build your hardware, easily!☆3,722Updated this week
- IEEE 754 single precision floating point library in systemverilog and vhdl☆40Jan 2, 2026Updated last month
- Sample of project using UIO(User Space IO) Interrupt(ZYBO/Linux/PUMP_AXI4).☆13Nov 26, 2017Updated 8 years ago
- SystemVerilog microarchitecture challenge for AI No.2. Adding the flow control.☆22Sep 4, 2025Updated 5 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,769Dec 22, 2025Updated last month
- HDL support for VS Code☆352Updated this week
- Hardware Description Languages☆1,112Jul 14, 2025Updated 7 months ago
- Nitro USB FPGA core☆86Mar 6, 2024Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆445Sep 6, 2025Updated 5 months ago
- Modular hardware build system☆1,128Updated this week
- Web-based HDL diagramming tool☆82May 1, 2023Updated 2 years ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆332Dec 2, 2025Updated 2 months ago
- A fast VHDL language server and analysis library written in Rust☆459Jan 31, 2026Updated 2 weeks ago
- Python library for operations with VCD and other digital wave files☆54Nov 12, 2025Updated 3 months ago
- A Linux-capable RISC-V multicore for and by the world☆761Updated this week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆483Updated this week
- A SystemVerilog Language Server☆193Nov 30, 2025Updated 2 months ago