Alternatives and similar repositories for vaporview

Users that are interested in vaporview are comparing it to the libraries listed below

• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆220Updated 9 months ago
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆156Updated last week
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆128Updated 6 months ago
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆192Updated last week
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆178Updated last week
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆399Updated 6 months ago
• pulp-platform / croc
  A PULP SoC for education, easy to understand and extend with a full flow for a physical design.
  ☆169Updated this week
• FPGA-Research / FABulous
  Fabric generator and CAD tools.
  ☆209Updated this week
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆163Updated last month
• librelane / librelane
  ASIC implementation flow infrastructure, successor to OpenLane
  ☆210Updated this week
• themperek / cocotb-vivado
  Limited python / cocotb interface to Xilinx/AMD Vivado simulator.
  ☆70Updated 2 months ago
• SpinalHDL / VexiiRiscv
  Like VexRiscv, but, Harder, Better, Faster, Stronger
  ☆190Updated 2 weeks ago
• AUCOHL / DFFRAM
  Standard Cell Library based Memory Compiler using FF/Latch cells
  ☆162Updated last month
• lowRISC / style-guides
  lowRISC Style Guides
  ☆470Updated last month
• themperek / cocotb-test
  Unit testing for cocotb
  ☆165Updated last week
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆238Updated 3 months ago
• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆228Updated last month
• OSVVM / AXI4
  AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…
  ☆143Updated 3 weeks ago
• chipfoundry / openlane2
  The next generation of OpenLane, rewritten from scratch with a modular architecture
  ☆321Updated last week
• rggen / rggen
  Code generation tool for control and status registers
  ☆435Updated 2 weeks ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆318Updated last year
• jamieiles / uart
  Verilog UART
  ☆186Updated 12 years ago
• stnolting / neorv32-verilog
  ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
  ☆102Updated last week
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆248Updated last year
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆351Updated this week
• lowRISC / ibex-demo-system
  A demo system for Ibex including debug support and some peripherals
  ☆84Updated last month
• raysalemi / Python4RTLVerification
  ☆170Updated 3 years ago
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆161Updated 3 years ago
• SpinalHDL / NaxRiscv
  ☆301Updated last month
• AndrewNolte / vscode-system-verilog
  SystemVerilog/Verilog support for vscode using Ctags
  ☆37Updated 2 months ago