Waveform Viewer Extension for VScode
☆355Aug 14, 2026Updated 3 weeks ago
Alternatives and similar repositories for vaporview
Users that are interested in vaporview are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆143Aug 23, 2026Updated 2 weeks ago
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆61Jul 25, 2026Updated last month
- SystemVerilog file list pruner☆19Updated this week
- Debug waveforms with GDB☆33Nov 12, 2025Updated 9 months ago
- Digital Design Equivalence Checking☆101Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆58Updated this week
- cocotb: Python-based chip (RTL) verification☆2,495Updated this week
- SystemVerilog design elaborator into word-level netlist form☆249Updated this week
- Control and status register code generator toolchain☆210Sep 1, 2026Updated last week
- A Risc-V SoC for Tiny Tapeout☆59Jul 12, 2026Updated last month
- An abstraction library for interfacing EDA tools☆793Aug 12, 2026Updated 3 weeks ago
- SystemVerilog compiler and language services☆1,132Updated this week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆739Aug 7, 2026Updated last month
- A SystemVerilog language server based on the Slang library.☆311Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆73Updated this week
- Parse FSDB waveform files☆23Apr 13, 2026Updated 4 months ago
- SystemVerilog/Verilog support for vscode using Ctags☆38Sep 19, 2025Updated 11 months ago
- SystemVerilog to Verilog conversion☆750Aug 18, 2026Updated 3 weeks ago
- Python script to transform a VCD file to wavedrom format☆86Aug 18, 2022Updated 4 years ago
- This repository provides an automated shell script to set up a Verilator + UVM-based workflow using the [RTL2UVM](https://github.com/rpja…☆21Oct 21, 2025Updated 10 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated 2 months ago
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆29Feb 16, 2026Updated 6 months ago
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆21Aug 23, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- WAL enables programmable waveform analysis.☆183Aug 16, 2026Updated 3 weeks ago
- HTML & Js based VCD viewer☆85Feb 16, 2026Updated 6 months ago
- Code generation tool for control and status registers☆468Aug 16, 2026Updated 3 weeks ago
- Making cocotb testbenches that bit easier☆42Feb 28, 2026Updated 6 months ago
- impulse is an event and waveform visualization and analysis workbench (simulation, traces, logs) which helps engineers to comfortably und…☆31Jul 8, 2026Updated 2 months ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆372Dec 2, 2025Updated 9 months ago
- SystemVerilog synthesis tool☆236Mar 10, 2025Updated last year
- The UVM written in Python☆569Sep 1, 2026Updated last week
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆70Aug 18, 2021Updated 5 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆185Feb 2, 2026Updated 7 months ago
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 4 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,931Updated this week
- Extracts specified data from a VCD file into CSV form☆10Jan 10, 2020Updated 6 years ago
- ASIC implementation flow infrastructure, successor to OpenLane☆533Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,454Aug 24, 2026Updated 2 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆829Jul 13, 2026Updated last month