Waveform Viewer Extension for VScode
☆318Mar 4, 2026Updated this week
Alternatives and similar repositories for vaporview
Users that are interested in vaporview are comparing it to the libraries listed below
Sorting:
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆108Feb 11, 2026Updated 3 weeks ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆699Dec 14, 2025Updated 2 months ago
- SystemVerilog/Verilog support for vscode using Ctags☆37Sep 19, 2025Updated 5 months ago
- impulse is an event and waveform visualization and analysis workbench (simulation, traces, logs) which helps engineers to comfortably und…☆29Dec 1, 2025Updated 3 months ago
- Example of how to get started with olofk/fusesoc.☆19Jul 25, 2021Updated 4 years ago
- cocotb: Python-based chip (RTL) verification☆2,271Updated this week
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 4 months ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆64Aug 18, 2021Updated 4 years ago
- WAL enables programmable waveform analysis.☆164Nov 10, 2025Updated 3 months ago
- An abstraction library for interfacing EDA tools☆756Feb 18, 2026Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- SystemVerilog to Verilog conversion☆706Nov 24, 2025Updated 3 months ago
- SystemVerilog compiler and language services☆968Mar 3, 2026Updated last week
- Python script to transform a VCD file to wavedrom format☆84Aug 18, 2022Updated 3 years ago
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- A command-line tool for displaying vcd waveforms.☆67Feb 19, 2024Updated 2 years ago
- Making cocotb testbenches that bit easier☆37Feb 28, 2026Updated last week
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- A Risc-V SoC for Tiny Tapeout☆49Dec 2, 2025Updated 3 months ago
- WaveDrom compatible python command line☆113Jun 2, 2023Updated 2 years ago
- Python bindings for slang, a library for compiling SystemVerilog☆66Jan 18, 2025Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,391Feb 13, 2026Updated 3 weeks ago
- Build your hardware, easily!☆3,747Updated this week
- IEEE 754 single precision floating point library in systemverilog and vhdl☆40Updated this week
- A fast VHDL language server and analysis library written in Rust☆462Feb 22, 2026Updated 2 weeks ago
- SystemVerilog microarchitecture challenge for AI No.2. Adding the flow control.☆22Sep 4, 2025Updated 6 months ago
- Sample of project using UIO(User Space IO) Interrupt(ZYBO/Linux/PUMP_AXI4).☆13Nov 26, 2017Updated 8 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,784Dec 22, 2025Updated 2 months ago
- HDL support for VS Code☆353Updated this week
- Hardware Description Languages☆1,116Jul 14, 2025Updated 7 months ago
- Nitro USB FPGA core☆86Mar 1, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆450Mar 2, 2026Updated last week
- Modular hardware build system☆1,131Updated this week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆334Dec 2, 2025Updated 3 months ago
- Web-based HDL diagramming tool☆83May 1, 2023Updated 2 years ago
- Python library for operations with VCD and other digital wave files☆55Nov 12, 2025Updated 3 months ago
- A Linux-capable RISC-V multicore for and by the world☆771Feb 9, 2026Updated last month
- A SystemVerilog Language Server☆194Nov 30, 2025Updated 3 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆496Updated this week