A tool for analysing the source-level static connectivity of a SystemVerilog design
☆29Sep 17, 2026Updated this week
Alternatives and similar repositories for slang-netlist
Users that are interested in slang-netlist are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Tools based upon slang for language server purpose☆24Sep 10, 2026Updated last week
- ☆10Mar 18, 2020Updated 6 years ago
- A SystemVerilog language server based on the Slang library.☆321Updated this week
- ☆10Nov 2, 2023Updated 2 years ago
- ☆15Sep 13, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- A Python package for creating and solving constrained randomization problems.☆19Updated this week
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- ☆62May 22, 2026Updated 3 months ago
- SystemVerilog design elaborator into word-level netlist form☆250Updated this week
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 2 months ago
- SVA examples and demonstration☆18Sep 8, 2020Updated 6 years ago
- ☆25Jul 14, 2025Updated last year
- AHA! Website Source☆20Sep 13, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Testbenches for HDL projects☆23Updated this week
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆19Apr 6, 2022Updated 4 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Jul 11, 2016Updated 10 years ago
- A sphinx extension that allows including wavedrom diagrams by using its text-based representation☆40Sep 3, 2024Updated 2 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Feb 17, 2026Updated 7 months ago
- Single shot neural network pruning before training the model, based on connection sensitivity☆11Aug 7, 2019Updated 7 years ago
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- Benchmarks for Yosys development☆25Feb 17, 2020Updated 6 years ago
- Unified Verification Environment☆17Jan 17, 2017Updated 9 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Open-source, evidence-driven MCP server for RTL simulation debugging: correlate VCS/Xcelium logs, VCD/FSDB waveforms, SystemVerilog/UVM s…☆112Updated this week
- ☆15Oct 24, 2019Updated 6 years ago
- ☆10Jan 18, 2021Updated 5 years ago
- An event based dataset loader under one common python API.☆10Mar 22, 2022Updated 4 years ago
- ePIC (Embedded PIC) example: kernel and relocatable loadable app☆14Oct 27, 2023Updated 2 years ago
- Collaboration of two technologies (Machine Learning and TCAD) to improve the productivity in Semiconductor manufacturing industry☆11May 3, 2019Updated 7 years ago
- Scalable Quantum Neural Network builds and trains a large-scale QNN in a modular fashion. SQNN is evaluated with a binary classification …☆12Oct 4, 2023Updated 2 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆24Aug 11, 2020Updated 6 years ago
- Automatic SystemVerilog linting in github actions with the help of Verible☆38Oct 23, 2024Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated last year
- GDSII file format links☆14May 4, 2020Updated 6 years ago
- The Official Templates Repository of Cyclops☆18May 28, 2025Updated last year
- ☆16Jun 7, 2022Updated 4 years ago
- Web-based HDL diagramming tool☆87May 1, 2023Updated 3 years ago
- ☆101Jul 22, 2026Updated last month
- Test suite designed to check compliance with the SystemVerilog standard.☆394Updated this week