A tool for analysing the source-level static connectivity of a SystemVerilog design
☆25Jul 18, 2026Updated 3 weeks ago
Alternatives and similar repositories for slang-netlist
Users that are interested in slang-netlist are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Tools based upon slang for language server purpose☆24Updated this week
- Packed data structure specifications for multi-language hardware projects.☆17Jun 29, 2026Updated last month
- ☆10Mar 18, 2020Updated 6 years ago
- A SystemVerilog language server based on the Slang library.☆292Updated this week
- ☆10Nov 2, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆15Sep 13, 2024Updated last year
- A Python package for creating and solving constrained randomization problems.☆19Updated this week
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- ☆59May 22, 2026Updated 2 months ago
- Neural networks in Theano (ABANDONED/DISCONTINUED) - see dagbldr for a continuation of this code with some new tricks☆18Feb 26, 2015Updated 11 years ago
- SystemVerilog design elaborator into word-level netlist form☆245Aug 3, 2026Updated last week
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated last month
- SVA examples and demonstration☆18Sep 8, 2020Updated 5 years ago
- ☆25Jul 14, 2025Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- AHA! Website Source☆19Jul 31, 2026Updated last week
- Testbenches for HDL projects☆23Updated this week
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆19Apr 6, 2022Updated 4 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Jul 11, 2016Updated 10 years ago
- A sphinx extension that allows including wavedrom diagrams by using its text-based representation☆39Sep 3, 2024Updated last year
- Codify的Unity客户端版本☆12May 9, 2022Updated 4 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Feb 17, 2026Updated 5 months ago
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- ☆14Aug 23, 2017Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- 简洁的测试平台日志，波形(FSDB/VCD)，根因分析MCP Server. A Simple and Universal MCP Server to Debug Testbench Simulation Failures Via Log Parsing And Wave…☆61Jul 30, 2026Updated last week
- Unified Verification Environment☆17Jan 17, 2017Updated 9 years ago
- ☆15Oct 24, 2019Updated 6 years ago
- ePIC (Embedded PIC) example: kernel and relocatable loadable app☆14Oct 27, 2023Updated 2 years ago
- An event based dataset loader under one common python API.☆10Mar 22, 2022Updated 4 years ago
- Collaboration of two technologies (Machine Learning and TCAD) to improve the productivity in Semiconductor manufacturing industry☆11May 3, 2019Updated 7 years ago
- Scalable Quantum Neural Network builds and trains a large-scale QNN in a modular fashion. SQNN is evaluated with a binary classification …☆12Oct 4, 2023Updated 2 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆24Aug 11, 2020Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- GDSII file format links☆14May 4, 2020Updated 6 years ago
- ☆16Jun 7, 2022Updated 4 years ago
- This library is a low level parser for the OpenAccess file format.☆16Jun 24, 2017Updated 9 years ago
- Web-based HDL diagramming tool☆86May 1, 2023Updated 3 years ago
- Display installed Python distributions as a tree of dependencies☆12Sep 4, 2025Updated 11 months ago
- An introduction to the LSF Job Scheduler☆17Feb 26, 2016Updated 10 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆385Updated this week