Debug waveforms with GDB
☆29Nov 12, 2025Updated 4 months ago
Alternatives and similar repositories for dang
Users that are interested in dang are comparing it to the libraries listed below
Sorting:
- Making cocotb testbenches that bit easier☆37Feb 28, 2026Updated 2 weeks ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 4 months ago
- Learn the Design of a 6-stage pipelined RISC-V CPU☆17Oct 22, 2025Updated 4 months ago
- ☆16Jul 21, 2025Updated 8 months ago
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆20Jan 29, 2026Updated last month
- ☆35Updated this week
- A copy of the Mozilla CVS repository, converted to Git☆14Jun 6, 2012Updated 13 years ago
- A Docker image for Mentor/Siemens Questa☆13Sep 26, 2023Updated 2 years ago
- Python interface for cross-calling with HDL☆48Mar 14, 2026Updated last week
- IP Core Library - Published and maintained by the Open Source VHDL Group☆58Feb 18, 2026Updated last month
- SystemVerilog file list pruner☆17Mar 2, 2026Updated 2 weeks ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆15Oct 15, 2025Updated 5 months ago
- Small independent-but-complementary Context-oriented Go libraries☆22Jan 16, 2024Updated 2 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 3 years ago
- VHDL code generator for AXI4-lite register files☆12May 22, 2024Updated last year
- Unit testing for cocotb☆11Aug 6, 2023Updated 2 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆47Feb 22, 2022Updated 4 years ago
- Small KVM-based hypervisor, boots Linux (WIP)☆13May 5, 2024Updated last year
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Jan 24, 2022Updated 4 years ago
- Filelist generator☆20Mar 3, 2026Updated 2 weeks ago
- 6-stage dual-issue in-order superscalar risc-v cpu with floating point unit☆14Updated this week
- The purpose of the repo is to support CORE-V Wally architectural verification☆17Nov 11, 2025Updated 4 months ago
- Parallel implementation of Smith–Waterman using OpenMP☆10Oct 28, 2020Updated 5 years ago
- Coverview☆28Jan 29, 2026Updated last month
- Hardware transactions library for Amaranth☆26Mar 9, 2026Updated last week
- deltaV is a bare-metal hypervisor. (Raspberry Pi-3B) [ARMv8-A]☆14May 12, 2024Updated last year
- 2021 Summer Research Internship project (UROP) at Imperial College London. Supervised by Prof George Constantinides and Ben Biggs☆17Dec 17, 2022Updated 3 years ago
- The Task Parallel System Composer (TaPaSCo)☆118Mar 13, 2026Updated last week
- ☆14Feb 6, 2021Updated 5 years ago
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 7 months ago
- ☆18Jan 21, 2026Updated last month
- This project presents the implementation of Quantum Key Distribution (QKD) Protocol:BB84 on FPGA. Quantum Communication Methodology has b…☆13Dec 29, 2022Updated 3 years ago
- This repository is a summary of the RISC-V based MYTH workshop organised by VSD and Redwood EDA, made by Ahtesham Ahmed of grade 8.☆22May 12, 2025Updated 10 months ago
- ☆15Dec 2, 2021Updated 4 years ago
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆16Oct 4, 2022Updated 3 years ago
- A SystemVerilog language server based on the Slang library.☆177Mar 9, 2026Updated last week
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆52Mar 5, 2026Updated 2 weeks ago
- ☆14Sep 27, 2022Updated 3 years ago