1024bees / dangLinks
Debug waveforms with GDB
☆26Updated last month
Alternatives and similar repositories for dang
Users that are interested in dang are comparing it to the libraries listed below
Sorting:
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆62Updated last month
- Raptor end-to-end FPGA Compiler and GUI☆86Updated 10 months ago
- Universal Memory Interface (UMI)☆153Updated last week
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 4 months ago
- Making cocotb testbenches that bit easier☆36Updated last week
- ☆85Updated 3 weeks ago
- Building and deploying container images for open source electronic design automation (EDA)☆116Updated last year
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆65Updated last month
- Structural Netlist API (and more) for EDA post synthesis flow development☆119Updated last month
- WAL enables programmable waveform analysis.☆160Updated last week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆147Updated last week
- cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.☆113Updated 2 months ago
- ☆57Updated 7 months ago
- Verilog package manager written in Rust☆143Updated last year
- ☆33Updated 9 months ago
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆144Updated last month
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆80Updated 3 years ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments☆68Updated last month
- ☆50Updated 8 months ago
- ASIC implementation flow infrastructure☆148Updated this week
- Naive Educational RISC V processor☆91Updated 3 weeks ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆79Updated 2 weeks ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆142Updated 6 months ago
- Fabric generator and CAD tools.☆201Updated last week
- An automatic clock gating utility☆51Updated 6 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- SystemVerilog frontend for Yosys☆168Updated this week
- Fabric generator and CAD tools graphical frontend☆16Updated 2 months ago