Debug waveforms with GDB
☆33Nov 12, 2025Updated 10 months ago
Alternatives and similar repositories for dang
Users that are interested in dang are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Making cocotb testbenches that bit easier☆42Feb 28, 2026Updated 7 months ago
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆75Sep 22, 2026Updated 2 weeks ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆61Sep 19, 2026Updated 3 weeks ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆146Aug 23, 2026Updated last month
- Fabric generator and CAD tools graphical frontend☆19Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 4 years ago
- Learn the Design of a 6-stage pipelined RISC-V CPU☆16Oct 22, 2025Updated 11 months ago
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆63Jul 25, 2026Updated 2 months ago
- Agile Hardware Design Course☆32Updated this week
- ☆40Sep 10, 2026Updated last month
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 3 years ago
- RTLMeter benchmark suite☆33Updated this week
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 4 years ago
- SV/DPI library allowing multiple simulations/platforms to run in parallel and communicate☆16Feb 24, 2026Updated 7 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆21Aug 25, 2026Updated last month
- A fast, practical SystemVerilog LSP for RTL coding.☆52Oct 2, 2026Updated last week
- ☆22May 5, 2022Updated 4 years ago
- Waveform Viewer Extension for VScode☆361Sep 30, 2026Updated last week
- smelt is a library to create, execute and analyze integration tests☆28Jun 2, 2025Updated last year
- Cocotb AHB Extension - AHB VIP☆25Dec 12, 2025Updated 9 months ago
- This is repo for the Niobium Compiler support in OpenFHE. It is up to date with OpenFHE 1.4.2☆15Updated this week
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆25Nov 17, 2021Updated 4 years ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 7 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Netlist API (and more) for EDA flow development☆165Updated this week
- Digital Design Equivalence Checking☆110Updated this week
- ☆65Jul 11, 2025Updated last year
- design and verification of asynchronous circuits☆52Sep 29, 2026Updated last week
- Digital logic benchmark suite☆88Sep 28, 2026Updated last week
- RTL implementation of a performance/area optimized bfloat16 adder and multiplication.☆38Mar 28, 2026Updated 6 months ago
- Tools for testing and verifying the safety and correctness of C programs.☆19May 5, 2025Updated last year
- UART models for cocotb☆37Aug 24, 2026Updated last month
- SKY130A implementatoin of the Blake2s hash algorithm☆26Dec 3, 2025Updated 10 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- WaveDrom compatible python command line☆117Jun 2, 2023Updated 3 years ago
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆20Jan 29, 2026Updated 8 months ago
- Modern GTKWave alternative☆53May 30, 2026Updated 4 months ago
- A SystemVerilog language server based on the Slang library.☆331Sep 28, 2026Updated last week
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆123May 14, 2025Updated last year
- A TUI signal waveform viewer.☆26Mar 27, 2025Updated last year
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago