Debug waveforms with GDB
☆33Nov 12, 2025Updated 9 months ago
Alternatives and similar repositories for dang
Users that are interested in dang are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Making cocotb testbenches that bit easier☆42Feb 28, 2026Updated 6 months ago
- SpiceBind – spice inside HDL simulator☆58Aug 14, 2026Updated 2 weeks ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆60Aug 19, 2026Updated last week
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆142Aug 23, 2026Updated last week
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 3 years ago
- SystemVerilog file list pruner☆19Updated this week
- Learn the Design of a 6-stage pipelined RISC-V CPU☆16Oct 22, 2025Updated 10 months ago
- Agile Hardware Design Course☆16Aug 15, 2026Updated 2 weeks ago
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆61Jul 25, 2026Updated last month
- ☆39Jul 23, 2026Updated last month
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- RTLMeter benchmark suite☆32Updated this week
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A fast, practical SystemVerilog LSP for RTL coding.☆39Updated this week
- SV/DPI library allowing multiple simulations/platforms to run in parallel and communicate☆16Feb 24, 2026Updated 6 months ago
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆18Updated this week
- Library of FPGA architectures☆34Aug 10, 2026Updated 2 weeks ago
- Waveform Viewer Extension for VScode☆355Aug 14, 2026Updated 2 weeks ago
- smelt is a library to create, execute and analyze integration tests☆28Jun 2, 2025Updated last year
- Cocotb AHB Extension - AHB VIP☆25Dec 12, 2025Updated 8 months ago
- Digital Design Equivalence Checking☆101Updated this week
- This is repo for the Niobium Compiler support in OpenFHE. It is up to date with OpenFHE 1.4.2☆16Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆24Nov 17, 2021Updated 4 years ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 6 months ago
- Netlist API (and more) for EDA flow development☆160Updated this week
- ☆63Jul 11, 2025Updated last year
- design and verification of asynchronous circuits☆51Aug 19, 2026Updated last week
- RTL implementation of a performance/area optimized bfloat16 adder and multiplication.☆35Mar 28, 2026Updated 5 months ago
- Digital logic benchmark suite☆84Aug 17, 2026Updated 2 weeks ago
- Tools for testing and verifying the safety and correctness of C programs.☆19May 5, 2025Updated last year
- UART models for cocotb☆35Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SKY130A implementatoin of the Blake2s hash algorithm☆26Dec 3, 2025Updated 8 months ago
- WaveDrom compatible python command line☆116Jun 2, 2023Updated 3 years ago
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆20Jan 29, 2026Updated 7 months ago
- A SystemVerilog language server based on the Slang library.☆309Updated this week
- Modern GTKWave alternative☆52May 30, 2026Updated 3 months ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆122May 14, 2025Updated last year
- A TUI signal waveform viewer.☆26Mar 27, 2025Updated last year