Debug waveforms with GDB
☆33Nov 12, 2025Updated 8 months ago
Alternatives and similar repositories for dang
Users that are interested in dang are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated last year
- SystemVerilog file list pruner☆18Mar 2, 2026Updated 4 months ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆60Jun 7, 2026Updated last month
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆135Jun 15, 2026Updated last month
- Making cocotb testbenches that bit easier☆40Feb 28, 2026Updated 4 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 11 months ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 3 years ago
- Learn the Design of a 6-stage pipelined RISC-V CPU☆16Oct 22, 2025Updated 8 months ago
- Agile Hardware Design Course☆15Nov 17, 2025Updated 8 months ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆39Nov 6, 2025Updated 8 months ago
- ☆37Updated this week
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- RTLMeter benchmark suite☆31Jul 10, 2026Updated last week
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A fast, practical SystemVerilog LSP for RTL coding.☆37Jun 16, 2026Updated last month
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆18Updated this week
- SV/DPI library allowing multiple simulations/platforms to run in parallel and communicate☆16Feb 24, 2026Updated 4 months ago
- Library of FPGA architectures☆33Jun 29, 2026Updated 3 weeks ago
- ☆20May 5, 2022Updated 4 years ago
- Waveform Viewer Extension for VScode☆348Jul 14, 2026Updated last week
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆19Oct 4, 2022Updated 3 years ago
- smelt is a library to create, execute and analyze integration tests☆28Jun 2, 2025Updated last year
- Cocotb AHB Extension - AHB VIP☆25Dec 12, 2025Updated 7 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Python interface for cross-calling with HDL☆50Mar 14, 2026Updated 4 months ago
- Digital Design Equivalence Checking☆78Updated this week
- This is repo for the Niobium Compiler support in OpenFHE. It is up to date with OpenFHE 1.4.2☆15Updated this week
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆23Nov 17, 2021Updated 4 years ago
- LunaPnR is a place and router for integrated circuits☆48Feb 11, 2026Updated 5 months ago
- design and verification of asynchronous circuits☆51Jul 9, 2026Updated last week
- RTL implementation of a performance/area optimized bfloat16 adder and multiplication.☆27Mar 28, 2026Updated 3 months ago
- Digital logic benchmark suite☆69Updated this week
- Tools for testing and verifying the safety and correctness of C programs.☆19May 5, 2025Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- SKY130A implementatoin of the Blake2s hash algorithm☆25Dec 3, 2025Updated 7 months ago
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆20Jan 29, 2026Updated 5 months ago
- Modern GTKWave alternative☆48May 30, 2026Updated last month
- A SystemVerilog language server based on the Slang library.☆277Updated this week
- WaveDrom compatible python command line☆116Jun 2, 2023Updated 3 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆121May 14, 2025Updated last year
- A TUI signal waveform viewer.☆25Mar 27, 2025Updated last year