SystemVerilog tree-sitter grammar
☆60Sep 29, 2026Updated 2 weeks ago
Alternatives and similar repositories for tree-sitter-systemverilog
Users that are interested in tree-sitter-systemverilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog grammar for tree-sitter☆124Sep 13, 2026Updated last month
- tree-sitter grammar/parser for INI files☆34Dec 8, 2025Updated 10 months ago
- SystemVerilog compiler and language services☆1,166Updated this week
- A SystemVerilog language server based on the Slang library.☆335Updated this week
- A SystemVerilog Language Server☆211Nov 30, 2025Updated 10 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- smelt is a library to create, execute and analyze integration tests☆28Jun 2, 2025Updated last year
- Generate address space documentation HTML from compiled SystemRDL input☆67Sep 22, 2026Updated 3 weeks ago
- Tightly Coupled Bus, low complexity, high performance system bus.☆13Apr 16, 2026Updated 6 months ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆35Apr 13, 2021Updated 5 years ago
- Parse objdump files using tree-sitter☆14Nov 22, 2023Updated 2 years ago
- LD linker script grammar for tree-sitter☆11Sep 13, 2026Updated last month
- A collection of AI agent skills for QEMU hardware modeling☆58Jul 28, 2026Updated 2 months ago
- csv grammar for tree-sitter☆12Sep 13, 2026Updated last month
- Mirrors of the Accellera UVM Reference Implementations at https://www.accellera.org/downloads/standards/uvm.☆20Aug 23, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SystemVerilog linter☆393Nov 6, 2025Updated 11 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,963Sep 23, 2026Updated 3 weeks ago
- ☆20May 5, 2020Updated 6 years ago
- A tool for modeling FSMs by VHDL or Verilog☆14Updated this week
- Parse disassembly files using tree-sitter☆13Dec 3, 2023Updated 2 years ago
- SystemVerilog language server☆586Sep 14, 2026Updated last month
- ☆14Oct 30, 2024Updated last year
- Verilog Extensions for Emacs☆67Sep 16, 2026Updated last month
- A VHDL parser for syntax highlighting.☆26Sep 14, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A simple Emacs minor mode for VUnit☆12Jul 14, 2025Updated last year
- SV/DPI library allowing multiple simulations/platforms to run in parallel and communicate☆17Updated this week
- A tool for analysing the source-level static connectivity of a SystemVerilog design☆29Oct 7, 2026Updated last week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆482Jun 10, 2026Updated 4 months ago
- Emacs Verilog Tree-sitter Major-mode☆12Sep 15, 2026Updated last month
- VerilogAI – A specialized chatbot for Verilog. Supports code generation, debugging, and explanation with custom prompt engineering and AP…☆19Apr 26, 2026Updated 5 months ago
- Verilog AST☆19Dec 2, 2023Updated 2 years ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Aug 11, 2026Updated 2 months ago
- MLIR grammar for tree-sitter☆19Oct 12, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A hardware compiler based on LLHD and CIRCT☆271Jun 30, 2025Updated last year
- Modern dev tools for Tcl • includes a linter, formatter, and editor integration.☆115Aug 25, 2026Updated last month
- ☆30Oct 2, 2023Updated 3 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆400Updated this week
- Python Tool for UVM Testbench Generation☆57May 19, 2024Updated 2 years ago
- Control and status register code generator toolchain☆223Sep 1, 2026Updated last month
- ☆14Dec 7, 2023Updated 2 years ago