Alternatives and similar repositories for tree-sitter-systemverilog:

Users that are interested in tree-sitter-systemverilog are comparing it to the libraries listed below

• imc-trading / svlangserver
  ☆106Updated 9 months ago
• tree-sitter / tree-sitter-verilog
  SystemVerilog grammar for tree-sitter
  ☆96Updated 3 months ago
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆154Updated last month
• jpt13653903 / tree-sitter-vhdl
  A VHDL parser for syntax highlighting.
  ☆14Updated 2 weeks ago
• gmlarumbe / verilog-ext
  Verilog Extensions for Emacs
  ☆60Updated last month
• antoinemadec / vim-verilog-instance
  verilog_instance.vim: create instantiation of ports from port declaration
  ☆27Updated last year
• suoto / hdl_checker
  Repurposing existing HDL tools to help writing better code
  ☆200Updated 8 months ago
• chipsalliance / homebrew-verible
  ☆18Updated 4 months ago
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆55Updated last month
• dalance / svlint
  SystemVerilog linter
  ☆334Updated last month
• fvutils / pyvsc
  Python packages providing a library for Verification Stimulus and Coverage
  ☆116Updated 5 months ago
• cclienti / svmodule
  SystemVerilog & Verilog Module I/O parser and printer
  ☆25Updated 3 years ago
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆51Updated last year
• antmicro / sv-bugpoint
  ☆21Updated this week
• alemuller / tree-sitter-vhdl
  VHDL grammar for tree-sitter
  ☆31Updated last year
• ghdl / ghdl-language-server
  Language server based on ghdl
  ☆91Updated last year
• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆133Updated this week
• jmcneal / verilog-support
  Edit SystemVerilog files (and UVM files) in Vim/gVim
  ☆27Updated 11 months ago
• antoinemadec / uvm_code_gen
  Simple template-based UVM code generator
  ☆23Updated 2 years ago
• greenblat / vlsistuff
  ideas and eda software for vlsi design
  ☆49Updated last week
• WilsonChen003 / HDLGen
  HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…
  ☆88Updated last year
• avidan-efody / wave_rerunner
  Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.
  ☆56Updated 3 years ago
• veripool / verilog-mode
  Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.
  ☆270Updated 3 weeks ago
• mciepluc / cocotb-coverage
  Functional Coverage and Constrained Randomization Extensions for Cocotb
  ☆108Updated last year
• fvutils / pyhdl-if
  Python interface for cross-calling with HDL
  ☆30Updated last week
• veripool / verilog-perl
  Verilog parser, preprocessor, and related tools for the Verilog-Perl package
  ☆126Updated last year
• accellera / uvm
  ☆45Updated 8 years ago
• intel / rohd-vf
  The ROHD Verification Framework is a hardware verification framework built upon ROHD for building testbenches.
  ☆37Updated last month
• gmlarumbe / vhdl-ext
  VHDL Extensions for Emacs
  ☆35Updated last month