Alternatives and similar repositories for tree-sitter-systemverilog

Users that are interested in tree-sitter-systemverilog are comparing it to the libraries listed below

• imc-trading / svlangserver
  ☆125Updated last week
• tree-sitter / tree-sitter-verilog
  SystemVerilog grammar for tree-sitter
  ☆111Updated last year
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆187Updated 7 months ago
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆65Updated 10 months ago
• dalance / svlint
  SystemVerilog linter
  ☆368Updated 3 weeks ago
• suoto / hdl_checker
  Repurposing existing HDL tools to help writing better code
  ☆217Updated last year
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆65Updated last year
• fvutils / pyvsc
  Python packages providing a library for Verification Stimulus and Coverage
  ☆131Updated last week
• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆145Updated 9 months ago
• rameloni / tywaves-chisel
  A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…
  ☆52Updated last year
• jpt13653903 / tree-sitter-vhdl
  A VHDL parser for syntax highlighting.
  ☆17Updated last week
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆161Updated 2 weeks ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆238Updated 2 months ago
• n-kremeris / verilator_basics
  ☆69Updated 2 years ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆172Updated this week
• antoinemadec / uvm_code_gen
  Simple template-based UVM code generator
  ☆27Updated 2 years ago
• suzizecat / slang-lsp-tools
  Tools based upon slang for language server purpose
  ☆20Updated 2 weeks ago
• raczben / fliplot
  HTML & Js based VCD viewer
  ☆65Updated 3 months ago
• ben-marshall / verilog-vcd-parser
  A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.
  ☆101Updated 3 years ago
• chiselverify / chiselverify
  A dynamic verification library for Chisel.
  ☆158Updated last year
• chipsalliance / uvm-verilator
  ☆107Updated 2 weeks ago
• chipsalliance / homebrew-verible
  ☆22Updated 4 months ago
• dalance / svls
  SystemVerilog language server
  ☆551Updated 3 weeks ago
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆349Updated last week
• hudson-trading / slang-server
  A SystemVerilog language server based on the Slang library.
  ☆68Updated last week
• nanamake / vcd2json
  Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.
  ☆40Updated last year
• AndrewNolte / vscode-system-verilog
  SystemVerilog/Verilog support for vscode using Ctags
  ☆37Updated 2 months ago
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆426Updated 2 months ago
• sifferman / schematics
  Examples of how to Generate Schematics from SystemVerilog Synthesis Tools
  ☆22Updated last year
• ucsc-vama / essent
  high-performance RTL simulator
  ☆182Updated last year