SystemVerilog tree-sitter grammar
☆60Oct 21, 2026Updated 2 weeks ago
Alternatives and similar repositories for tree-sitter-systemverilog
Users that are interested in tree-sitter-systemverilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog grammar for tree-sitter☆124Sep 13, 2026Updated last month
- tree-sitter grammar/parser for INI files☆34Dec 8, 2025Updated 10 months ago
- SystemVerilog compiler and language services☆1,177Updated this week
- A SystemVerilog language server based on the Slang library.☆352Updated this week
- A VHDL parser for syntax highlighting.☆26Oct 24, 2026Updated 2 weeks ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A SystemVerilog toolchain / suite, encompassing a number of open source tools for working with SystemVerilog and UVM☆14Jul 28, 2026Updated 3 months ago
- A SystemVerilog Language Server☆212Nov 30, 2025Updated 11 months ago
- smelt is a library to create, execute and analyze integration tests☆28Jun 2, 2025Updated last year
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆35Apr 13, 2021Updated 5 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,973Oct 29, 2026Updated last week
- LD linker script grammar for tree-sitter☆11Sep 13, 2026Updated last month
- Tightly Coupled Bus, low complexity, high performance system bus.☆13Apr 16, 2026Updated 6 months ago
- csv grammar for tree-sitter☆12Sep 13, 2026Updated last month
- SystemVerilog language server☆587Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- uvm framework generator☆12Oct 17, 2026Updated 3 weeks ago
- Faust grammar for tree-sitter. Available in nvim-treesitter with `TSInstall faust`.☆11Jul 11, 2026Updated 3 months ago
- Markdown exporter for the PeakRDL toolchain☆13Updated this week
- Parse disassembly files using tree-sitter☆13Dec 3, 2023Updated 2 years ago
- SystemVerilog linter☆395Nov 6, 2025Updated last year
- Unofficial specification for GtkWave's FST digital waveform file format.☆11Updated this week
- Mirrors of the Accellera UVM Reference Implementations at https://www.accellera.org/downloads/standards/uvm.☆20Aug 23, 2021Updated 5 years ago
- VerilogAI – A specialized chatbot for Verilog. Supports code generation, debugging, and explanation with custom prompt engineering and AP…☆19Apr 26, 2026Updated 6 months ago
- An experimental hardware compiler☆14Aug 21, 2026Updated 2 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Rust bindings for the Slang Verilog parser☆12Updated this week
- A simple Emacs minor mode for VUnit☆12Jul 14, 2025Updated last year
- Wavedrom Major Mode for Emacs☆13Sep 15, 2026Updated last month
- Verilog Extensions for Emacs☆68Oct 21, 2026Updated 2 weeks ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆484Jun 10, 2026Updated 4 months ago
- SV/DPI library allowing multiple simulations/platforms to run in parallel and communicate☆17Oct 26, 2026Updated last week
- Verilog AST☆19Dec 2, 2023Updated 2 years ago
- Contains examples to start with Kactus2.☆27Aug 5, 2024Updated 2 years ago
- Emacs Verilog Tree-sitter Major-mode☆12Oct 21, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆14Oct 30, 2024Updated 2 years ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Aug 11, 2026Updated 2 months ago
- Generate address space documentation HTML from compiled SystemRDL input☆68Sep 22, 2026Updated last month
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆127Updated this week
- Import and export IP-XACT XML register models☆41Nov 5, 2025Updated last year
- A hardware compiler based on LLHD and CIRCT☆271Jun 30, 2025Updated last year
- The open-source Agentic Development Environment (ADE) for FPGA/ASIC work☆25Updated this week