gmlarumbe / tree-sitter-systemverilog

Related projects ⓘ

Alternatives and complementary repositories for tree-sitter-systemverilog

• imc-trading / svlangserver
  ☆100Updated 6 months ago
• tree-sitter / tree-sitter-verilog
  SystemVerilog grammar for tree-sitter
  ☆93Updated last week
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆134Updated 3 months ago
• jpt13653903 / tree-sitter-vhdl
  A VHDL parser for syntax highlighting.
  ☆13Updated last week
• antoinemadec / vim-verilog-instance
  verilog_instance.vim: create instantiation of ports from port declaration
  ☆27Updated last year
• gmlarumbe / verilog-ext
  Verilog Extensions for Emacs
  ☆58Updated last month
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆46Updated this week
• suoto / hdl_checker
  Repurposing existing HDL tools to help writing better code
  ☆193Updated 5 months ago
• dalance / svlint
  SystemVerilog linter
  ☆317Updated 2 months ago
• jmcneal / verilog-support
  Edit SystemVerilog files (and UVM files) in Vim/gVim
  ☆26Updated 8 months ago
• chipsalliance / homebrew-verible
  ☆16Updated last month
• sthenic / vls
  A Verilog IEEE 1364-2005 language server written in Nim.
  ☆15Updated 2 years ago
• veripool / verilog-perl
  Verilog parser, preprocessor, and related tools for the Verilog-Perl package
  ☆121Updated 10 months ago
• antoinemadec / uvm_code_gen
  Simple template-based UVM code generator
  ☆20Updated last year
• ghdl / ghdl-language-server
  Language server based on ghdl
  ☆91Updated 11 months ago
• veripool / verilog-mode
  Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.
  ☆262Updated 2 weeks ago
• dalance / svls
  SystemVerilog language server
  ☆466Updated last week
• fvutils / pyvsc
  Python packages providing a library for Verification Stimulus and Coverage
  ☆114Updated 2 months ago
• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆127Updated last month
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆47Updated 9 months ago
• chiselverify / chiselverify
  A dynamic verification library for Chisel.
  ☆142Updated 2 weeks ago
• zhuzhzh / verilog_emacsauto.vim
  verilog filetype plugin to enable emacs verilog-mode autos
  ☆22Updated 2 years ago
• medalotte / SystemVerilog-UART
  Simple UART transmitter and receiver
  ☆19Updated 5 years ago
• cluelogic / cluelib
  A generic class library in SystemVerilog
  ☆79Updated 3 years ago
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆243Updated 8 months ago
• alemuller / tree-sitter-vhdl
  VHDL grammar for tree-sitter
  ☆30Updated 11 months ago
• thomasrussellmurphy / stx_cookbook
  Altera Advanced Synthesis Cookbook 11.0
  ☆93Updated last year
• mciepluc / cocotb-coverage
  Functional Coverage and Constrained Randomization Extensions for Cocotb
  ☆104Updated last year
• chipsalliance / uvm-verilator
  ☆75Updated last year
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆202Updated last week