SystemVerilog tree-sitter grammar
☆55Jul 20, 2026Updated last week
Alternatives and similar repositories for tree-sitter-systemverilog
Users that are interested in tree-sitter-systemverilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- tree-sitter grammar/parser for INI files☆36Dec 8, 2025Updated 7 months ago
- SystemVerilog compiler and language services☆1,100Updated this week
- A SystemVerilog language server based on the Slang library.☆287Jul 22, 2026Updated last week
- smelt is a library to create, execute and analyze integration tests☆28Jun 2, 2025Updated last year
- Generate address space documentation HTML from compiled SystemRDL input☆65Mar 6, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- csv grammar for tree-sitter☆12Nov 13, 2025Updated 8 months ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆34Apr 13, 2021Updated 5 years ago
- A SystemVerilog Language Server☆205Nov 30, 2025Updated 7 months ago
- A command-line tool for displaying vcd waveforms.☆70Feb 19, 2024Updated 2 years ago
- A tool for modeling FSMs by VHDL or Verilog☆14Updated this week
- Parse disassembly files using tree-sitter☆14Dec 3, 2023Updated 2 years ago
- Mirrors of the Accellera UVM Reference Implementations at https://www.accellera.org/downloads/standards/uvm.☆16Aug 23, 2021Updated 4 years ago
- ☆20May 5, 2020Updated 6 years ago
- ☆14Oct 30, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,898Jul 19, 2026Updated last week
- Verilog Extensions for Emacs☆67Jul 16, 2026Updated 2 weeks ago
- SV/DPI library allowing multiple simulations/platforms to run in parallel and communicate☆16Feb 24, 2026Updated 5 months ago
- A tool for analysing the source-level static connectivity of a SystemVerilog design☆20Jul 18, 2026Updated last week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆478Jun 10, 2026Updated last month
- SystemVerilog language server☆582Updated this week
- Emacs Verilog Tree-sitter Major-mode☆12Jul 16, 2026Updated 2 weeks ago
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- VerilogAI – A specialized chatbot for Verilog. Supports code generation, debugging, and explanation with custom prompt engineering and AP…☆18Apr 26, 2026Updated 3 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Import and export IP-XACT XML register models☆38Nov 5, 2025Updated 8 months ago
- A hardware compiler based on LLHD and CIRCT☆270Jun 30, 2025Updated last year
- ☆14Dec 7, 2023Updated 2 years ago
- ☆30Oct 2, 2023Updated 2 years ago
- LLM Agent for Hardware Description Language☆23Jun 7, 2025Updated last year
- Tree-sitter parser for .gitignore files☆27May 4, 2022Updated 4 years ago
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated 5 months ago
- Python Tool for UVM Testbench Generation☆56May 19, 2024Updated 2 years ago
- SystemVerilog syntax highlight/indent support in vim☆52Jul 10, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆16Jul 15, 2026Updated 2 weeks ago
- Perl 单行解释中文版☆12Dec 20, 2018Updated 7 years ago
- PSSGen: Portable Test and Stimulus Standard DSL Generator☆15Jun 30, 2026Updated last month
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- Tree sitter parser for LLVM☆25Dec 14, 2025Updated 7 months ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 3 weeks ago
- Test suite designed to check compliance with the SystemVerilog standard.☆383Updated this week