Alternatives and similar repositories for tree-sitter-systemverilog

Users that are interested in tree-sitter-systemverilog are comparing it to the libraries listed below

• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆179Updated 4 months ago
• imc-trading / svlangserver
  ☆117Updated last year
• tree-sitter / tree-sitter-verilog
  SystemVerilog grammar for tree-sitter
  ☆106Updated 9 months ago
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆62Updated 6 months ago
• suoto / hdl_checker
  Repurposing existing HDL tools to help writing better code
  ☆217Updated last year
• suzizecat / slang-lsp-tools
  Tools based upon slang for language server purpose
  ☆15Updated last week
• dalance / svlint
  SystemVerilog linter
  ☆354Updated last month
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆143Updated this week
• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆141Updated 5 months ago
• dalance / svls
  SystemVerilog language server
  ☆522Updated last week
• chiselverify / chiselverify
  A dynamic verification library for Chisel.
  ☆154Updated 9 months ago
• bmpenuelas / systemverilog-formatter-vscode
  Beautify SystemVerilog code in VSCode through Verible
  ☆20Updated last month
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆155Updated 2 months ago
• fvutils / pyvsc
  Python packages providing a library for Verification Stimulus and Coverage
  ☆126Updated 3 weeks ago
• rameloni / tywaves-chisel
  A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…
  ☆48Updated 9 months ago
• antoinemadec / uvm_code_gen
  Simple template-based UVM code generator
  ☆27Updated 2 years ago
• pulp-platform / FlooNoC
  A Fast, Low-Overhead On-chip Network
  ☆220Updated last week
• sifferman / schematics
  Examples of how to Generate Schematics from SystemVerilog Synthesis Tools
  ☆22Updated last year
• veripool / verilog-perl
  Verilog parser, preprocessor, and related tools for the Verilog-Perl package
  ☆138Updated last year
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆207Updated 5 months ago
• jpt13653903 / tree-sitter-vhdl
  A VHDL parser for syntax highlighting.
  ☆16Updated 3 weeks ago
• AndrewNolte / vscode-system-verilog
  SystemVerilog/Verilog support for vscode
  ☆32Updated 3 months ago
• ben-marshall / verilog-vcd-parser
  A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.
  ☆97Updated 3 years ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆229Updated 2 weeks ago
• ucsc-vama / essent
  high-performance RTL simulator
  ☆172Updated last year
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆59Updated last year
• ekiwi / rtl-repair
  Fast Symbolic Repair of Hardware Design Code
  ☆25Updated 6 months ago
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆336Updated this week
• AUCOHL / Fault
  A complete open-source design-for-testing (DFT) Solution
  ☆163Updated 2 months ago
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆406Updated last week