SystemVerilog tree-sitter grammar
☆45Feb 23, 2026Updated 2 weeks ago
Alternatives and similar repositories for tree-sitter-systemverilog
Users that are interested in tree-sitter-systemverilog are comparing it to the libraries listed below
Sorting:
- SystemVerilog grammar for tree-sitter☆113Nov 11, 2024Updated last year
- A VHDL parser for syntax highlighting.☆21Mar 2, 2026Updated last week
- LD linker script grammar for tree-sitter☆11Nov 19, 2023Updated 2 years ago
- ☆14Oct 30, 2024Updated last year
- tree-sitter grammar/parser for INI files☆29Dec 8, 2025Updated 3 months ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆15Updated this week
- Parse disassembly files using tree-sitter☆13Dec 3, 2023Updated 2 years ago
- MLIR grammar for tree-sitter☆17Feb 27, 2026Updated last week
- Tree sitter parser for LLVM☆24Dec 14, 2025Updated 2 months ago
- Tree-sitter parser for .gitignore files☆23May 4, 2022Updated 3 years ago
- Fast Symbolic Repair of Hardware Design Code☆33Jan 20, 2025Updated last year
- Test dashboard for verification features in Verilator☆31Updated this week
- ☆23Mar 15, 2023Updated 2 years ago
- SystemVerilog compiler and language services☆968Mar 3, 2026Updated last week
- Luthier, a GPU binary instrumentation tool for AMD GPUs☆27Updated this week
- Language for simplifying parameterized RTL design☆12Nov 6, 2024Updated last year
- Tree-sitter grammar for Devicetree files☆38Nov 2, 2025Updated 4 months ago
- ☆93Nov 12, 2025Updated 3 months ago
- ☆10Apr 28, 2020Updated 5 years ago
- Standard ML (SML) grammar for tree-sitter☆14May 22, 2025Updated 9 months ago
- ☆13Jan 16, 2026Updated last month
- The official grammar for GritQL, implemented as a tree sitter parser☆20Mar 1, 2026Updated last week
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop☆16Apr 25, 2021Updated 4 years ago
- Move on Aptos tree-sitter grammar☆13Mar 1, 2026Updated last week
- A simple MIPS CPU for BUAA CO course (and now NSCSCC).☆10May 15, 2021Updated 4 years ago
- Verilog bit slicing for python☆10May 13, 2021Updated 4 years ago
- Example SystemVerilog UVM Environment☆10Jun 23, 2015Updated 10 years ago
- YAML grammar for tree-sitter☆45Jan 25, 2026Updated last month
- SystemVerilog linter☆378Nov 6, 2025Updated 4 months ago
- A terminal text editor written in MoonBit☆11Apr 7, 2025Updated 11 months ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- Source code for 'wxPython Recipes' by Mike Driscoll☆11Dec 4, 2017Updated 8 years ago
- Yet another Scheme interpreter.☆11Sep 17, 2022Updated 3 years ago
- ☆12Nov 5, 2024Updated last year
- ☆13May 8, 2025Updated 10 months ago
- ☆14Dec 27, 2024Updated last year
- HAML grammar for tree-sitter☆11Feb 12, 2026Updated 3 weeks ago
- Test application for the ALSA AVB driver☆11Nov 17, 2019Updated 6 years ago