Alternatives and similar repositories for tree-sitter-systemverilog:

Users that are interested in tree-sitter-systemverilog are comparing it to the libraries listed below

• imc-trading / svlangserver
  ☆104Updated 7 months ago
• tree-sitter / tree-sitter-verilog
  SystemVerilog grammar for tree-sitter
  ☆95Updated 2 months ago
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆148Updated 3 weeks ago
• antoinemadec / vim-verilog-instance
  verilog_instance.vim: create instantiation of ports from port declaration
  ☆27Updated last year
• jpt13653903 / tree-sitter-vhdl
  A VHDL parser for syntax highlighting.
  ☆14Updated 3 weeks ago
• chipsalliance / homebrew-verible
  ☆18Updated 3 months ago
• suoto / hdl_checker
  Repurposing existing HDL tools to help writing better code
  ☆198Updated 7 months ago
• gmlarumbe / verilog-ext
  Verilog Extensions for Emacs
  ☆58Updated last week
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆55Updated this week
• ghdl / ghdl-language-server
  Language server based on ghdl
  ☆90Updated last year
• fvutils / pyvsc
  Python packages providing a library for Verification Stimulus and Coverage
  ☆116Updated 3 months ago
• antoinemadec / uvm_code_gen
  Simple template-based UVM code generator
  ☆23Updated 2 years ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆142Updated 2 months ago
• veripool / verilog-perl
  Verilog parser, preprocessor, and related tools for the Verilog-Perl package
  ☆125Updated 11 months ago
• alemuller / tree-sitter-vhdl
  VHDL grammar for tree-sitter
  ☆31Updated last year
• dalance / svlint
  SystemVerilog linter
  ☆326Updated this week
• sthenic / vls
  A Verilog IEEE 1364-2005 language server written in Nim.
  ☆15Updated 2 years ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆205Updated 2 months ago
• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆132Updated last week
• mciepluc / cocotb-coverage
  Functional Coverage and Constrained Randomization Extensions for Cocotb
  ☆106Updated last year
• zhuzhzh / verilog_emacsauto.vim
  verilog filetype plugin to enable emacs verilog-mode autos
  ☆24Updated 2 years ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆68Updated last week
• dalance / svls
  SystemVerilog language server
  ☆483Updated this week
• sifferman / schematics
  Examples of how to Generate Schematics from SystemVerilog Synthesis Tools
  ☆19Updated last year
• cocotb / cocotb-bus
  Pre-packaged testbenching tools and reusable bus interfaces for cocotb
  ☆60Updated 3 months ago
• jmcneal / verilog-support
  Edit SystemVerilog files (and UVM files) in Vim/gVim
  ☆27Updated 10 months ago
• accellera / uvm
  ☆45Updated 8 years ago
• greenblat / vlsistuff
  ideas and eda software for vlsi design
  ☆48Updated 2 weeks ago
• n-kremeris / verilator_basics
  ☆52Updated last year
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆50Updated 11 months ago