Fiber-based SystemVerilog Simulator.
☆25Jul 29, 2022Updated 3 years ago
Alternatives and similar repositories for fsim
Users that are interested in fsim are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware generator debugger☆78Feb 12, 2024Updated 2 years ago
- Minimal CPU Emulator Powered by the ARM PL080 DMA Controller☆36Apr 11, 2026Updated 2 months ago
- ☆16Jun 13, 2021Updated 4 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- Sticky sticky PCI☆10Oct 25, 2018Updated 7 years ago
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 7 years ago
- pure-python C types packer/unpacker☆19Mar 1, 2020Updated 6 years ago
- Pure Python Itanium C++ ABI demangler☆39Aug 20, 2022Updated 3 years ago
- SystemVerilog compiler and language services☆1,068Updated this week
- RV32I by cats☆15Sep 4, 2023Updated 2 years ago
- CIDR union / subtraction☆14May 25, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 301 Moved Permanently☆87Mar 26, 2026Updated 2 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆463May 31, 2026Updated last week
- User-mode trap-and-emulate hypervisor for RISC-V☆14Feb 11, 2022Updated 4 years ago
- RISC-V Processor written in Amaranth HDL☆39Jan 21, 2022Updated 4 years ago
- Description of Apple's LEAP ISA☆16Nov 21, 2022Updated 3 years ago
- Experiments with self-synchronizing LFSR scramblers☆16Oct 11, 2020Updated 5 years ago
- visualizer to see which parts of an lzma compressed file took the most number of bytes☆33Apr 30, 2025Updated last year
- HDL development environment on Nix.☆26Oct 23, 2024Updated last year
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆88Oct 29, 2019Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- Language for composable analysis and generation of digital, analog, and RF signals☆59May 4, 2026Updated last month
- Console modchip style flexpcb to add a Stemma QT connector on an SOIC-8 EEPROM☆18Mar 24, 2026Updated 2 months ago
- A low-level intermediate representation for hardware description languages☆28Jun 28, 2020Updated 5 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆15Nov 3, 2021Updated 4 years ago
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- Ocamlgraph overlay for llvm☆20Apr 4, 2015Updated 11 years ago
- A highly extensible ARM {e,si}mulator☆30Jan 30, 2026Updated 4 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- My RV64 CPU (Work in progress)☆19Dec 22, 2022Updated 3 years ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 3 years ago
- Demo SoC for SiliconCompiler.☆64Mar 29, 2026Updated 2 months ago
- QSPI flash multiplexer - connect a SPI NOR flash to either an embedded system or a programmer for remote firmware tests☆55Nov 22, 2020Updated 5 years ago
- Tools based upon slang for language server purpose☆23Mar 17, 2026Updated 2 months ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Mar 10, 2026Updated 3 months ago
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 3 years ago