Kuree / fsimLinks
Fiber-based SystemVerilog Simulator.
☆25Updated 3 years ago
Alternatives and similar repositories for fsim
Users that are interested in fsim are comparing it to the libraries listed below
Sorting:
- Hardware generator debugger☆76Updated last year
- A Verilog Synthesis Regression Test☆37Updated last year
- Experiments with Yosys cxxrtl backend☆50Updated 9 months ago
- GDB server to debug CPU simulation waveform traces☆43Updated 3 years ago
- Exploring gate level simulation☆58Updated 5 months ago
- PicoRV☆43Updated 5 years ago
- User-friendly explanation of Yosys options☆112Updated 4 years ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- Next-Generation FPGA Place-and-Route☆10Updated 7 years ago
- Mutation Cover with Yosys (MCY)☆87Updated last week
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 5 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- System on Chip toolkit for Amaranth HDL☆93Updated last year
- Testing processors with Random Instruction Generation☆47Updated last week
- Verilog based simulation modell for 7 Series PLL☆17Updated 5 years ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆48Updated 9 months ago
- A SystemVerilog language server based on the Slang library.☆47Updated this week
- design and verification of asynchronous circuits☆41Updated 2 weeks ago
- Naive Educational RISC V processor☆89Updated last week
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Updated 4 years ago
- Logic circuit analysis and optimization☆42Updated 2 months ago
- ☆85Updated last week
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆37Updated 4 years ago
- RISC-V processor☆32Updated 3 years ago
- An FPGA reverse engineering and documentation project☆58Updated this week
- A tiny POWER Open ISA soft processor written in Chisel☆111Updated 2 years ago
- Demo SoC for SiliconCompiler.☆61Updated last week