Alternatives and similar repositories for fsim:

Users that are interested in fsim are comparing it to the libraries listed below

• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆47Updated this week
• Kuree / hgdb
  Hardware generator debugger
  ☆73Updated 11 months ago
• tomverbeure / gdbwave
  GDB server to debug CPU simulation waveform traces
  ☆42Updated 2 years ago
• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆35Updated 9 months ago
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆112Updated 3 years ago
• sifive / duh
  👾 Design ∪ Hardware
  ☆72Updated 2 months ago
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆27Updated last month
• sylefeb / Silixel
  Exploring gate level simulation
  ☆56Updated 2 years ago
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆30Updated last week
• GuzTech / misato
  RISC-V Processor written in Amaranth HDL
  ☆35Updated 2 years ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆42Updated 2 weeks ago
• mattvenn / instrumented_adder
  Instrumenting adders to measure speed
  ☆13Updated 2 years ago
• wyvernSemi / usbModel
  USB virtual model in C++ for Verilog
  ☆28Updated 3 months ago
• clairexen / picorv
  PicoRV
  ☆44Updated 4 years ago
• asinghani / sky130-chip-vis
  Gate-level visualization generator for SKY130-based chip designs.
  ☆19Updated 3 years ago
• YosysHQ / yosys-bigsim
  A collection of big designs to run post-synthesis simulations with yosys
  ☆49Updated 9 years ago
• b224hisl / rioschip
  ☆33Updated 2 years ago
• SymbioticEDA / nerv
  Naive Educational RISC-V -- A simple single-stage RV32I processor
  ☆25Updated 4 years ago
• Kuree / kratos
  Debuggable hardware generator
  ☆67Updated last year
• ArcaneNibble / KinglerPAR
  Next-Generation FPGA Place-and-Route
  ☆10Updated 6 years ago
• chipsalliance / fpga-interchange-schema
  ☆52Updated 2 years ago
• YosysHQ / yosys-bench
  Benchmarks for Yosys development
  ☆23Updated 4 years ago
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆78Updated last month
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆53Updated 2 months ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆68Updated last week
• CTSRD-CHERI / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆25Updated this week
• YosysHQ / padring
  A padring generator for ASICs
  ☆24Updated last year
• micro-FPGA / engine-V
  SoftCPU/SoC engine-V
  ☆54Updated last year
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆85Updated 3 months ago
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆77Updated 3 months ago