Fiber-based SystemVerilog Simulator.
☆25Jul 29, 2022Updated 3 years ago
Alternatives and similar repositories for fsim
Users that are interested in fsim are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- Minimal CPU Emulator Powered by the ARM PL080 DMA Controller☆36Apr 11, 2026Updated last month
- ☆16Jun 13, 2021Updated 4 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- A Binary Ninja plugin providing a set of BinaryViews for loading Motorola SREC, Intel HEX, and TI-TXT "hex" files☆10Sep 5, 2024Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- Sticky sticky PCI☆10Oct 25, 2018Updated 7 years ago
- 16-bit x86 architecture for Binary Ninja☆18Oct 9, 2021Updated 4 years ago
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago
- A 3d printed case design for Lichee Pi 4A☆11May 13, 2023Updated 3 years ago
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 7 years ago
- pure-python C types packer/unpacker☆19Mar 1, 2020Updated 6 years ago
- Pure Python Itanium C++ ABI demangler☆39Aug 20, 2022Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- SystemVerilog compiler and language services☆1,039May 16, 2026Updated last week
- RV32I by cats☆15Sep 4, 2023Updated 2 years ago
- CIDR union / subtraction☆14May 7, 2026Updated 2 weeks ago
- 301 Moved Permanently☆87Mar 26, 2026Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆460Updated this week
- User-mode trap-and-emulate hypervisor for RISC-V☆14Feb 11, 2022Updated 4 years ago
- LLVM assembly syntax highlighting and snippets☆14Jan 24, 2026Updated 3 months ago
- RISC-V Processor written in Amaranth HDL☆39Jan 21, 2022Updated 4 years ago
- Experiments with self-synchronizing LFSR scramblers☆15Oct 11, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- visualizer to see which parts of an lzma compressed file took the most number of bytes☆33Apr 30, 2025Updated last year
- HDL development environment on Nix.☆26Oct 23, 2024Updated last year
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆88Oct 29, 2019Updated 6 years ago
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- A Rocket-Chip with a Dynamically Randomized LLC☆14Sep 18, 2024Updated last year
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- Language for composable analysis and generation of digital, analog, and RF signals☆59May 4, 2026Updated 2 weeks ago
- Console modchip style flexpcb to add a Stemma QT connector on an SOIC-8 EEPROM☆18Mar 24, 2026Updated last month
- A low-level intermediate representation for hardware description languages☆28Jun 28, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆15Nov 3, 2021Updated 4 years ago
- Derived from https://sourceforge.net/projects/v2kparse☆45Sep 10, 2015Updated 10 years ago
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- A demo of loading and displaying OBJ and MTL file using Qt and OpenGL☆11Jan 23, 2018Updated 8 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 5 years ago
- A highly extensible ARM {e,si}mulator☆30Jan 30, 2026Updated 3 months ago
- Yet Another Lovely Lib for AVR☆12Apr 3, 2015Updated 11 years ago