Fiber-based SystemVerilog Simulator.
☆25Jul 29, 2022Updated 3 years ago
Alternatives and similar repositories for fsim
Users that are interested in fsim are comparing it to the libraries listed below
Sorting:
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- Minimal CPU Emulator Powered by the ARM PL080 DMA Controller☆36Jul 25, 2024Updated last year
- ☆16Jun 13, 2021Updated 4 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- A Binary Ninja plugin providing a set of BinaryViews for loading Motorola SREC, Intel HEX, and TI-TXT "hex" files☆10Sep 5, 2024Updated last year
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- Sticky sticky PCI☆10Oct 25, 2018Updated 7 years ago
- 16-bit x86 architecture for Binary Ninja☆17Oct 9, 2021Updated 4 years ago
- A 3d printed case design for Lichee Pi 4A☆11May 13, 2023Updated 2 years ago
- OCaml bindings for LZ4, a very fast lossless compression algorithm☆25Sep 6, 2023Updated 2 years ago
- pure-python C types packer/unpacker☆19Mar 1, 2020Updated 6 years ago
- SystemVerilog compiler and language services☆985Updated this week
- RV32I by cats☆15Sep 4, 2023Updated 2 years ago
- CIDR union / subtraction☆14Mar 13, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆451Mar 8, 2026Updated 2 weeks ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated last year
- RISC-V Processor written in Amaranth HDL☆39Jan 21, 2022Updated 4 years ago
- Description of Apple's LEAP ISA☆16Nov 21, 2022Updated 3 years ago
- Experiments with self-synchronizing LFSR scramblers☆15Oct 11, 2020Updated 5 years ago
- visualizer to see which parts of an lzma compressed file took the most number of bytes☆33Apr 30, 2025Updated 10 months ago
- HDL development environment on Nix.☆26Oct 23, 2024Updated last year
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆88Oct 29, 2019Updated 6 years ago
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- Language for composable analysis and generation of digital, analog, and RF signals☆59Mar 11, 2026Updated last week
- Console modchip style flexpcb to add a Stemma QT connector on an SOIC-8 EEPROM☆18Jul 3, 2021Updated 4 years ago
- A low-level intermediate representation for hardware description languages☆28Jun 28, 2020Updated 5 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Nov 3, 2021Updated 4 years ago
- Derived from https://sourceforge.net/projects/v2kparse☆45Sep 10, 2015Updated 10 years ago
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- Tcl package that provides access to a Python interpreter☆15Sep 1, 2022Updated 3 years ago
- A SystemVerilog language server based on the Slang library.☆177Mar 9, 2026Updated 2 weeks ago
- My RV64 CPU (Work in progress)☆19Dec 22, 2022Updated 3 years ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 2 years ago
- Demo SoC for SiliconCompiler.☆62Mar 2, 2026Updated 2 weeks ago
- SystemVerilog frontend for Yosys☆210Updated this week
- Tools based upon slang for language server purpose☆22Updated this week
- QSPI flash multiplexer - connect a SPI NOR flash to either an embedded system or a programmer for remote firmware tests☆55Nov 22, 2020Updated 5 years ago