Kuree / fsim

Related projects: ⓘ

• Kuree / hgdb
  Hardware generator debugger
  ☆71Updated 7 months ago
• sylefeb / Silixel
  Exploring gate level simulation
  ☆55Updated 2 years ago
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆46Updated 8 months ago
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆27Updated last month
• clairexen / picorv
  PicoRV
  ☆43Updated 4 years ago
• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆33Updated 5 months ago
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆26Updated last week
• Wren6991 / libfpga
  Reusable Verilog 2005 components for FPGA designs
  ☆34Updated last year
• tomverbeure / gdbwave
  GDB server to debug CPU simulation waveform traces
  ☆40Updated 2 years ago
• zephray / RISu064
  Dual-issue RV64IM processor for fun & learning
  ☆56Updated last year
• wyvernSemi / usbModel
  USB virtual model in C++ for Verilog
  ☆26Updated 2 weeks ago
• GuzTech / misato
  RISC-V Processor written in Amaranth HDL
  ☆31Updated 2 years ago
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆111Updated 2 years ago
• RTimothyEdwards / irsim
  IRSIM switch-level simulator for digital circuits
  ☆30Updated 4 months ago
• sifive / duh
  👾 Design ∪ Hardware
  ☆72Updated 11 months ago
• chipsalliance / fpga-interchange-schema
  ☆51Updated 2 years ago
• rqou / KinglerPAR
  Next-Generation FPGA Place-and-Route
  ☆10Updated 6 years ago
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆39Updated this week
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆69Updated last year
• Kuree / kratos
  Debuggable hardware generator
  ☆66Updated last year
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆40Updated 2 months ago
• litex-hub / pythondata-cpu-rocket
  Python module containing verilog files for rocket cpu (for use with LiteX).
  ☆13Updated 3 months ago
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆29Updated last week
• micro-FPGA / engine-V
  SoftCPU/SoC engine-V
  ☆54Updated last year
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆41Updated 6 months ago
• B-Lang-org / bsc-contrib
  A place to share libraries and utilities that don't belong in the core bsc repo
  ☆31Updated this week
• asinghani / sky130-chip-vis
  Gate-level visualization generator for SKY130-based chip designs.
  ☆20Updated 3 years ago
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆75Updated 2 weeks ago
• SymbioticEDA / nerv
  Naive Educational RISC-V -- A simple single-stage RV32I processor
  ☆24Updated 3 years ago
• stnolting / neorv32-riscof
  ✔️Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆25Updated this week