Alternatives and similar repositories for riscv64-sample:

Users that are interested in riscv64-sample are comparing it to the libraries listed below

• eminfedar / fedar-e1-rv32i
  5-Stage Pipelined RV32I RISC-V Core design in Verilog-2005. It has 32 GPIO pins and it is FPGA synthesible.
  ☆22Updated 2 years ago
• riscv-admin / riscv-ovpsim
  ☆61Updated 4 years ago
• Xilinx / qemu-devicetrees
  Device trees used by QEMU to describe the hardware
  ☆48Updated 3 months ago
• eminfedar / fedar-f1-rv64im
  5-Stage Pipelined RV64IM RISC-V CPU design in Verilog.
  ☆201Updated 3 years ago
• riscvarchive / riscv-platform-specs
  RISC-V Profiles and Platform Specification
  ☆113Updated last year
• mbaykenar / computer-architecture
  This course is given in ERCIYES UNIVERSITY for Spring 2022-2023 semester as a fourth grade lecture. You can find lecture notes, RISC-V as…
  ☆14Updated last year
• riscvarchive / riscv-eabi-spec
  Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.
  ☆27Updated 3 years ago
• westerndigitalcorporation / swerv_eh1_fpga
  FPGA reference design for the the Swerv EH1 Core
  ☆70Updated 5 years ago
• michaeljclark / riscv-probe
  Simple machine mode program to probe RISC-V control and status registers
  ☆118Updated last year
• riscv / riscv-CMOs
  ☆85Updated 2 years ago
• subutai-attic / liquid-router
  The Subutai™ Router open hardware project sources.
  ☆13Updated 7 years ago
• s094392 / riscv-bare-metal
  A RISC-V bare metal example
  ☆45Updated 2 years ago
• five-embeddev / riscv-scratchpad
  RISC-V Scratchpad
  ☆63Updated 2 years ago
• michaeljclark / busybear-linux
  busybear-linux is a tiny RISC-V Linux root filesystem image that targets the VirtIO board in riscv-qemu.
  ☆98Updated 7 months ago
• riscv-non-isa / riscv-semihosting
  ☆28Updated 2 weeks ago
• freecores / sparc64soc
  OpenSPARC-based SoC
  ☆63Updated 10 years ago
• eminfedar / rv32-im-cpu
  RISC-V RV32IM cpu circuit in Logisim Evolution.
  ☆27Updated 3 years ago
• ee-uet / UETRV-PCore
  Linux Capable 32-bit RISC-V based SoC in System Verilog
  ☆61Updated 3 months ago
• openrisc / or1ksim
  The OpenRISC 1000 architectural simulator
  ☆74Updated 6 months ago
• kvm-riscv / howto
  KVM RISC-V HowTOs
  ☆46Updated 2 years ago
• firesim / firechip
  Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …
  ☆56Updated 5 years ago
• illustris / FreeRTOS-RISCV
  A port of FreeRTOS for the RISC-V ISA
  ☆75Updated 5 years ago
• ultraembedded / exactstep
  Instruction set simulator for RISC-V, MIPS and ARM-v6m
  ☆94Updated 3 years ago
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆259Updated this week
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆75Updated last week
• riscv / configuration-structure
  RISC-V Configuration Structure
  ☆37Updated 4 months ago
• chipsalliance / omnixtend
  OmniXtend cache coherence protocol
  ☆78Updated 4 years ago
• riscv / riscv-aia
  ☆86Updated last week
• kvm-riscv / linux
  Linux KVM RISC-V repo
  ☆55Updated this week
• riscv / riscv-plic-spec
  PLIC Specification
  ☆139Updated last year