ash-aldujaili / spatial-filter-hdlView external linksLinks
High Throughput Image Filters on FPGAs
☆14Oct 17, 2017Updated 8 years ago
Alternatives and similar repositories for spatial-filter-hdl
Users that are interested in spatial-filter-hdl are comparing it to the libraries listed below
Sorting:
- Hardware implementation of HDR image producing algorithm☆16Sep 30, 2022Updated 3 years ago
- Verilog RTL Implementation of DNN☆10Jun 26, 2018Updated 7 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- 七路图像在FPGA中实现拼接，代码会不断添加进来。☆29Aug 17, 2021Updated 4 years ago
- ☆11Feb 28, 2016Updated 9 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆17Oct 6, 2024Updated last year
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 5 years ago
- OV7670 (Verilog HDL)Drive for FPGA☆18Mar 4, 2019Updated 6 years ago
- Support Repository of "How to make RISC-V Microcomputer using FPGA for programmer"☆18Jul 30, 2019Updated 6 years ago
- ☆24Aug 9, 2022Updated 3 years ago
- 基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）☆51Apr 23, 2020Updated 5 years ago
- Image processing on FPGA using verilog☆26Dec 5, 2022Updated 3 years ago
- models for MoreMNAS☆31Jul 6, 2020Updated 5 years ago
- Bilinear interpolation realizes image scaling based on FPGA☆30Jul 11, 2020Updated 5 years ago
- ☆31Aug 8, 2020Updated 5 years ago
- ☆35Mar 8, 2023Updated 2 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆13Mar 26, 2024Updated last year
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- Image capture, image filtering and image display (VGA) : picture in picture, edge detection, gray image and smooth image☆75Mar 8, 2014Updated 11 years ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆31May 1, 2021Updated 4 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- to study xilinx fpga using Zybo Z7-20 board☆14Mar 13, 2024Updated last year
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- 在FPGA上实现SRIO收发控制器☆11Sep 30, 2022Updated 3 years ago
- An almost empty chisel project as a starting point for hardware design☆34Jan 27, 2025Updated last year
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- Fork of Triton repository for OpenXLA uses of the Triton language and compiler☆15Feb 6, 2026Updated last week
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- 2D Fused LASSO using Gradient Descent for grayscale image restoration 🎈☆10Jan 24, 2019Updated 7 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- ☆40Dec 10, 2019Updated 6 years ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- The ASN.1 Compiler☆10Nov 14, 2023Updated 2 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.☆13Oct 31, 2021Updated 4 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago