ash-aldujaili / spatial-filter-hdlLinks
High Throughput Image Filters on FPGAs
☆13Updated 7 years ago
Alternatives and similar repositories for spatial-filter-hdl
Users that are interested in spatial-filter-hdl are comparing it to the libraries listed below
Sorting:
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆15Updated 11 months ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Updated 9 years ago
- ASIC Design of the openSPARC Floating Point Unit☆14Updated 8 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19Updated 7 years ago
- Theia: ray graphic processing unit☆20Updated 11 years ago
- IP operations in verilog (simulation and implementation on ice40)☆58Updated 5 years ago
- ☆35Updated 2 years ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).☆61Updated 3 years ago
- double_fpu_verilog☆16Updated 11 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆66Updated 8 years ago
- Basic floating-point components for RISC-V processors☆10Updated 8 years ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆32Updated 6 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated 3 months ago
- ☆30Updated 4 years ago
- tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog☆51Updated 4 years ago
- Documents for ARM☆25Updated 4 months ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated 3 weeks ago
- A configurable general purpose graphics processing unit for☆11Updated 6 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 7 months ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- Learn NVDLA by SOMNIA☆43Updated 5 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆30Updated 9 years ago
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆19Updated last year
- MIPI CSI-2 RX☆37Updated 3 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- Verification IP for Watchdog☆11Updated 4 years ago