hengfengzhang / socLinks
soc integration script and integration smoke script
☆22Updated 2 years ago
Alternatives and similar repositories for soc
Users that are interested in soc are comparing it to the libraries listed below
Sorting:
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆32Updated 2 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- Verification IP for APB protocol☆66Updated 4 years ago
- ☆40Updated last year
- UVM APB VIP, part of AMBA3&AMBA4 feature supported☆31Updated 4 years ago
- UVM testbench environment consisting of an APB driver, high level SPI controller model, and SPI verification testbench based upon an LPC2…☆12Updated 5 months ago
- UVM register utility generation by inputting xls table☆36Updated last year
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆60Updated last year
- UVM Testbench For SystemVerilog Combinator Implementation☆54Updated 8 years ago
- ☆22Updated 4 years ago
- UART design in SV and verification using UVM and SV☆44Updated 5 years ago
- a very simple risc_cpu verification demo with uvm☆23Updated 6 years ago
- AXI Interconnect☆49Updated 3 years ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆39Updated 4 years ago
- Simple AMBA VIP, Include axi/ahb/apb☆24Updated 11 months ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆32Updated 4 years ago
- UVM examples☆11Updated 10 years ago
- generate UVM testbench using python☆27Updated 7 years ago
- Sample UVM code for axi ram dut☆33Updated 3 years ago
- ☆36Updated 9 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆25Updated 3 years ago
- This is the repository for the IEEE version of the book☆64Updated 4 years ago
- Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation inc…☆16Updated last year
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- amba3 apb/axi vip☆49Updated 10 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆19Updated 12 years ago
- UVM VIP architecture generator☆19Updated 4 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆23Updated 2 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 3 years ago
- ☆25Updated 4 years ago