Learning how to make RISC-V 32bit CPU with Chisel
☆70Sep 17, 2021Updated 4 years ago
Alternatives and similar repositories for riscv32-cpu-chisel
Users that are interested in riscv32-cpu-chisel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- riscv32i-cpu☆18Nov 20, 2020Updated 5 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- ☆236Mar 20, 2023Updated 3 years ago
- Lab3: Construct a single-cycle CPU with Chisel☆18Nov 20, 2023Updated 2 years ago
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆22Jun 30, 2025Updated 8 months ago
- ☆12Sep 18, 2024Updated last year
- A RISC-V Core (RV32I) written in Chisel HDL☆107Feb 3, 2026Updated last month
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- A Tiny Processor Core☆114Jul 14, 2025Updated 8 months ago
- 国科大计算机系本科课程经验总结☆17Oct 29, 2021Updated 4 years ago
- ☆13May 8, 2025Updated 10 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 4 months ago
- Digital Design with Chisel☆899Mar 13, 2026Updated last week
- ☆12Mar 11, 2021Updated 5 years ago
- Support Repository of "How to make RISC-V Microcomputer using FPGA for programmer"☆18Jul 30, 2019Updated 6 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆182Jun 28, 2021Updated 4 years ago
- A template for developing custom FIRRTL transforms☆10Jan 30, 2020Updated 6 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆15Mar 29, 2021Updated 4 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,121Sep 10, 2024Updated last year
- ☆10Dec 15, 2023Updated 2 years ago
- A template project for beginning new Chisel work☆695Feb 24, 2026Updated last month
- Rewrite XuanTieC910 with chisel3☆12Jul 1, 2022Updated 3 years ago
- RTL code for the DPU chip designed for irregular graphs☆13May 30, 2022Updated 3 years ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆17Feb 17, 2026Updated last month
- 6-stage dual-issue in-order superscalar risc-v cpu☆14Updated this week
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆20Jul 18, 2019Updated 6 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆202Oct 14, 2024Updated last year
- Examples for creating AXI-interfaced peripherals in Chisel☆75Nov 15, 2015Updated 10 years ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆238Jan 14, 2026Updated 2 months ago
- A Chisel RTL generator for network-on-chip interconnects☆226Nov 7, 2025Updated 4 months ago
- Chisel implementation of AES☆24Mar 27, 2020Updated 5 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- 一个支持AXI总线、支持Cache、包括所有非浮点MIPS 1指令、支持例外的静态五级流水MIPS CPU☆11Oct 8, 2019Updated 6 years ago
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆19Mar 4, 2026Updated 2 weeks ago
- Chisel examples and code snippets☆271Aug 1, 2022Updated 3 years ago
- An almost empty chisel project as a starting point for hardware design☆35Jan 27, 2025Updated last year
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- ☆19May 1, 2023Updated 2 years ago