rhysd / riscv32-cpu-chiselLinks
Learning how to make RISC-V 32bit CPU with Chisel
☆68Updated 3 years ago
Alternatives and similar repositories for riscv32-cpu-chisel
Users that are interested in riscv32-cpu-chisel are comparing it to the libraries listed below
Sorting:
- A teaching-focused RISC-V CPU design used at UC Davis☆148Updated 2 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆101Updated last month
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆204Updated last month
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- Modern co-simulation framework for RISC-V CPUs☆147Updated this week
- Chisel examples and code snippets☆255Updated 2 years ago
- Open-source high-performance non-blocking cache☆86Updated last month
- Wrapper for Rocket-Chip on FPGAs☆135Updated 2 years ago
- An almost empty chisel project as a starting point for hardware design☆32Updated 5 months ago
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆52Updated 5 years ago
- Run rocket-chip on FPGA☆68Updated 8 months ago
- Unit tests generator for RVV 1.0☆88Updated 2 months ago
- A RISC-V Core (RV32I) written in Chisel HDL☆103Updated 3 months ago
- Vector Acceleration IP core for RISC-V*☆180Updated 2 months ago
- Chisel Learning Journey☆109Updated 2 years ago
- riscv32i-cpu☆18Updated 4 years ago
- ☆86Updated 2 months ago
- ☆66Updated 2 years ago
- A dynamic verification library for Chisel.☆152Updated 8 months ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 3 years ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆96Updated this week
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆173Updated 4 years ago
- ☆73Updated 2 months ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆55Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆204Updated 2 months ago
- Modeling Architectural Platform☆194Updated this week
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆41Updated last year
- chipyard in mill :P☆78Updated last year
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆14Updated 5 months ago
- RiVEC Bencmark Suite☆117Updated 7 months ago