Pipelined FFT/IFFT 256 points processor
☆10Jul 17, 2014Updated 11 years ago
Alternatives and similar repositories for pipelined_fft_256
Users that are interested in pipelined_fft_256 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 2019年全国大学生电子设计大赛G题双路语音调频接收机的FPGA全实现☆18Apr 15, 2020Updated 5 years ago
- 基于FPGA的FFT☆19Feb 18, 2019Updated 7 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- Stereo digital 2-way crossover filters processing I2S audio (16bit or 24bit) streams☆22May 13, 2024Updated last year
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Radix-4 1024 point fft in verilog☆12Apr 29, 2020Updated 5 years ago
- An up5k board to manage pulse-echo ultrasound acquisition.☆35Jul 16, 2024Updated last year
- Fixed-point math library with VHDL, Python and MATLAB support☆38Oct 15, 2025Updated 5 months ago
- SpaceWire☆14Jul 17, 2014Updated 11 years ago
- Generic AXI to AHB bridge☆18Jul 17, 2014Updated 11 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- AES☆15Oct 4, 2022Updated 3 years ago
- 使用国产FPGA厂商安路公司的开发板做的一款基于FPGA的智能导盲杖系统。利用百度LBS开放平台做到自主导航，与Arduino互联实现PID算法，摄像头识别红绿灯，超声波自主避障，语音识别，一键拨打紧急联系人等等☆31Nov 28, 2019Updated 6 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated last year
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated last year
- SystemC to Verilog Synthesizable Subset Translator☆12May 12, 2023Updated 2 years ago
- 基于FPGA的FFT算法并行优化☆13Mar 7, 2024Updated 2 years ago
- Pipelined FFT/IFFT 64 points processor☆11Jul 17, 2014Updated 11 years ago
- The CORDIC algorithm implemented in Octave/MATLAB and Verilog☆32Mar 31, 2015Updated 11 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- 使用verilog实现流水线 FFT☆15Jul 1, 2024Updated last year
- Pure FPGA implementation of music spectrum and waveform display, supporting background image loading from an SD card,FIR filtering-based …☆30Jan 24, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- double_fpu_verilog☆21Jul 17, 2014Updated 11 years ago
- FFT generator using Chisel☆63Sep 26, 2021Updated 4 years ago
- SRAM build space for SKY130 provided by SkyWater.☆25Oct 20, 2021Updated 4 years ago
- Spectrum analyzer system using a 512-point FFT, in a Cyclone IV FPGA. Reads i2s audio from the codec and then does all FFT/VGA functions.…☆31Feb 9, 2018Updated 8 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆78Jan 2, 2021Updated 5 years ago
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆35May 20, 2020Updated 5 years ago
- Verilog code for a circuit implementation of Radix-2 FFT☆27Dec 5, 2021Updated 4 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆42Aug 10, 2022Updated 3 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆75Mar 16, 2026Updated 2 weeks ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Mar 17, 2022Updated 4 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Apr 15, 2024Updated last year
- Video compression systems☆24Jul 17, 2014Updated 11 years ago
- configurable cordic core in verilog☆53Jul 17, 2014Updated 11 years ago
- ZPU - the worlds smallest 32 bit CPU with GCC toolchain☆16Jul 17, 2014Updated 11 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 7 years ago
- ☆12Feb 15, 2024Updated 2 years ago