freecores / pipelined_fft_256View external linksLinks
Pipelined FFT/IFFT 256 points processor
☆10Jul 17, 2014Updated 11 years ago
Alternatives and similar repositories for pipelined_fft_256
Users that are interested in pipelined_fft_256 are comparing it to the libraries listed below
Sorting:
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- SpaceWire☆14Jul 17, 2014Updated 11 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- SystemC to Verilog Synthesizable Subset Translator☆12May 12, 2023Updated 2 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated 10 months ago
- Pipelined FFT/IFFT 64 points processor☆11Jul 17, 2014Updated 11 years ago
- AES☆15Oct 4, 2022Updated 3 years ago
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated last year
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- 基于FPGA的FFT☆19Feb 18, 2019Updated 6 years ago
- double_fpu_verilog☆20Jul 17, 2014Updated 11 years ago
- Generic AXI to AHB bridge☆18Jul 17, 2014Updated 11 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- SRAM build space for SKY130 provided by SkyWater.☆25Oct 20, 2021Updated 4 years ago
- Video compression systems☆24Jul 17, 2014Updated 11 years ago
- The CORDIC algorithm implemented in Octave/MATLAB and Verilog☆32Mar 31, 2015Updated 10 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆13Mar 26, 2024Updated last year
- SKY130 ReRAM and examples (SkyWater Provided)☆44Apr 20, 2022Updated 3 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- ☆11May 8, 2022Updated 3 years ago
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 2 years ago
- ☆12Aug 7, 2025Updated 6 months ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- 2019年全国大学生电子设计大赛G题双路语音调频接收机的FPGA全实现☆17Apr 15, 2020Updated 5 years ago
- my UVM training projects☆39Mar 14, 2019Updated 6 years ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- 基于FPGA的FFT算法并行优化☆12Mar 7, 2024Updated last year
- Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.☆13Oct 31, 2021Updated 4 years ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆16Sep 21, 2025Updated 4 months ago