Angelic47 / GowinDDR3_AXI4_SpinalHDLLinks
Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现
☆24Updated last year
Alternatives and similar repositories for GowinDDR3_AXI4_SpinalHDL
Users that are interested in GowinDDR3_AXI4_SpinalHDL are comparing it to the libraries listed below
Sorting:
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- ☆16Updated 6 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆55Updated 11 months ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆20Updated 5 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆25Updated 8 months ago
- 【例程】国产高云FPGA 开发板及其工程☆28Updated 8 months ago
- ☆20Updated 4 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆22Updated 2 years ago
- ☆64Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆48Updated last year
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- FPGA Technology Exchange Group相关文件管理☆45Updated last month
- ☆15Updated 3 years ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆22Updated 2 years ago
- AHB DMA 32 / 64 bits☆55Updated 10 years ago
- ☆10Updated 4 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆17Updated 5 years ago
- 基于FPGA的FFT☆17Updated 6 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆32Updated 3 years ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆33Updated 7 years ago
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- ☆36Updated 9 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆12Updated 7 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago