Angelic47 / GowinDDR3_AXI4_SpinalHDLLinks
Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现
☆27Updated last year
Alternatives and similar repositories for GowinDDR3_AXI4_SpinalHDL
Users that are interested in GowinDDR3_AXI4_SpinalHDL are comparing it to the libraries listed below
Sorting:
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Updated 6 years ago
- ☆16Updated 6 years ago
- USB 2.0 Device IP Core☆71Updated 8 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆36Updated 5 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆79Updated last year
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆46Updated 4 years ago
- ☆31Updated 5 years ago
- 基于FPGA的FFT☆19Updated 6 years ago
- ☆32Updated 4 years ago
- Implementation of the PCIe physical layer☆57Updated 4 months ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 7 years ago
- RTL Verilog library for various DSP modules☆91Updated 3 years ago
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Updated 7 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆22Updated 7 years ago
- ☆19Updated 4 years ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19Updated 7 years ago
- ☆79Updated 3 years ago
- A MCU implementation based PODES-M0O☆19Updated 5 years ago
- Computational Storage Device based on the open source project OpenSSD.☆29Updated 5 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Updated 9 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆67Updated last year
- configurable cordic core in verilog☆53Updated 11 years ago
- QSPI for SoC☆23Updated 6 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆73Updated 3 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago