Angelic47 / GowinDDR3_AXI4_SpinalHDLLinks
Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现
☆24Updated last year
Alternatives and similar repositories for GowinDDR3_AXI4_SpinalHDL
Users that are interested in GowinDDR3_AXI4_SpinalHDL are comparing it to the libraries listed below
Sorting:
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- AHB DMA 32 / 64 bits☆56Updated 10 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆57Updated 11 months ago
- ☆16Updated 6 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆49Updated 2 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆23Updated 2 years ago
- Demo Sources for Learning Spinal HDL☆16Updated 2 years ago
- understanding of cocotb (In Chinese Only)☆17Updated 2 weeks ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆39Updated 2 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 10 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆26Updated 9 months ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- ☆10Updated 4 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆28Updated last year
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- Implementation of the PCIe physical layer☆42Updated last month
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 4 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆20Updated 5 years ago
- ☆20Updated 2 years ago
- commit rtl and build cosim env☆15Updated last year
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Updated 7 years ago
- A tool for those who want to use Vivado's batch mode more easily☆17Updated 5 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago