Angelic47 / GowinDDR3_AXI4_SpinalHDLLinks
Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现
☆25Updated last year
Alternatives and similar repositories for GowinDDR3_AXI4_SpinalHDL
Users that are interested in GowinDDR3_AXI4_SpinalHDL are comparing it to the libraries listed below
Sorting:
- HW JPEG decoder wrapper with AXI-4 DMA☆35Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆45Updated 3 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆74Updated last year
- ☆16Updated 6 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Updated 6 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- USB 2.0 Device IP Core☆69Updated 8 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆52Updated 2 years ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆26Updated 2 years ago
- Implementation of the PCIe physical layer☆48Updated 2 months ago
- QSPI for SoC☆22Updated 5 years ago
- ☆37Updated 10 years ago
- A MCU implementation based PODES-M0O☆18Updated 5 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆12Updated 8 years ago
- ☆30Updated 4 years ago
- 基于FPGA的FFT☆19Updated 6 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- Video Stream Scaler☆40Updated 11 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 5 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆33Updated last year
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago