ultraembedded / core_uriscv
Another tiny RISC-V implementation
☆54Updated 3 years ago
Alternatives and similar repositories for core_uriscv:
Users that are interested in core_uriscv are comparing it to the libraries listed below
- Wishbone interconnect utilities☆39Updated last month
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- RISCV model for Verilator/FPGA targets☆49Updated 5 years ago
- ☆59Updated 3 years ago
- Yet Another RISC-V Implementation☆89Updated 5 months ago
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆88Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated 3 weeks ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆66Updated 2 years ago
- Generic FIFO implementation with optional FWFT☆55Updated 4 years ago
- Demo SoC for SiliconCompiler.☆56Updated last week
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆75Updated this week
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆44Updated 4 months ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- SoftCPU/SoC engine-V☆54Updated last year
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆94Updated 3 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆69Updated 2 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆75Updated 11 months ago
- ☆21Updated last month
- A small 32-bit implementation of the RISC-V architecture☆32Updated 4 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 2 months ago
- Minimal DVI / HDMI Framebuffer☆79Updated 4 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆39Updated last year
- JTAG Test Access Port (TAP)☆33Updated 10 years ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated this week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆78Updated this week
- Platform Level Interrupt Controller☆36Updated 10 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆37Updated 2 years ago
- ☆33Updated 2 years ago