Another tiny RISC-V implementation
☆64Jul 19, 2021Updated 4 years ago
Alternatives and similar repositories for core_uriscv
Users that are interested in core_uriscv are comparing it to the libraries listed below
Sorting:
- A reconfigurable logic circuit made of identical rotatable tiles.☆24Nov 15, 2021Updated 4 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Jun 5, 2021Updated 4 years ago
- ☆15Jan 8, 2023Updated 3 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆20Feb 27, 2024Updated 2 years ago
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- Support Repository of "How to make RISC-V Microcomputer using FPGA for programmer"☆18Jul 30, 2019Updated 6 years ago
- 32-bit Superscalar RISC-V CPU☆1,179Sep 18, 2021Updated 4 years ago
- Python GUI for UrJTAG library.☆22Aug 2, 2023Updated 2 years ago
- AVR CPU Core Implementation in Verilog HDL.☆14Oct 28, 2018Updated 7 years ago
- A very simple SDRAM controller for FPGA written in Verilog. It exposes a SRAM-like interface to the rest of the FPGA fabric☆14Dec 4, 2018Updated 7 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Jan 1, 2022Updated 4 years ago
- 🍁🍂🍃 A C# implementation of the 65el02 CPU.☆10Oct 12, 2021Updated 4 years ago
- Visual FTP client with dual-pane text-based UI for DOS and UNIX.☆16Dec 13, 2024Updated last year
- All the useful tools I have been using while working in data science for remote sensing☆11Nov 27, 2019Updated 6 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆45Sep 21, 2022Updated 3 years ago
- RISC-V CPU Core (RV32IM)☆1,646Sep 18, 2021Updated 4 years ago
- Mostly AVR compatible FPGA soft-core☆30Sep 30, 2021Updated 4 years ago
- Phaser AWG DSP design☆11May 6, 2025Updated 9 months ago
- ☆15Dec 6, 2024Updated last year
- Quickly update a bitstream with new RAM contents☆16Jun 8, 2021Updated 4 years ago
- Some beginner projects using verilog HDL, along with some documentation on basic syntax☆13Jun 13, 2021Updated 4 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- Trivial RISC-V Linux binary bootloader☆55Apr 3, 2021Updated 4 years ago
- A synthesizable picmicro-midrange clone for FPGAs☆13Nov 8, 2019Updated 6 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆16Apr 17, 2021Updated 4 years ago
- Notes on flashing the ice40 board(s) by Olimex using a raspberry pi☆12Mar 25, 2017Updated 8 years ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- A collection of projects to send images over BLE to e-paper displays☆14Mar 3, 2023Updated 2 years ago
- LED blink example design for the Arrow DECA FPGA board☆16Jul 30, 2021Updated 4 years ago
- Pipelined FFT/IFFT 64 points processor☆11Jul 17, 2014Updated 11 years ago
- USB -> AXI Debug Bridge☆42Jun 5, 2021Updated 4 years ago
- An implementation of RISC-V☆49Dec 11, 2025Updated 2 months ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- Scripts to automate building linux images for my emulator riscv_em☆16Oct 24, 2023Updated 2 years ago
- Here is collection of original untouched source code for 'Small C' family☆39Nov 11, 2022Updated 3 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆109Sep 18, 2021Updated 4 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- What's the simplest CPU you can build?☆36Aug 5, 2014Updated 11 years ago