ultraembedded / core_uriscvLinks
Another tiny RISC-V implementation
☆56Updated 4 years ago
Alternatives and similar repositories for core_uriscv
Users that are interested in core_uriscv are comparing it to the libraries listed below
Sorting:
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆93Updated last week
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆101Updated 3 years ago
- Yet Another RISC-V Implementation☆96Updated 10 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- ☆59Updated 3 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 4 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- SoftCPU/SoC engine-V☆54Updated 4 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- 64-bit multicore Linux-capable RISC-V processor☆93Updated 3 months ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆79Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆117Updated 3 weeks ago
- Demo SoC for SiliconCompiler.☆60Updated 2 months ago
- Reusable Verilog 2005 components for FPGA designs☆45Updated 5 months ago
- Wishbone interconnect utilities☆41Updated 5 months ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- Verilog implementation of a RISC-V core☆122Updated 6 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated 9 months ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 6 months ago
- A set of Wishbone Controlled SPI Flash Controllers☆84Updated 2 years ago
- Lipsi: Probably the Smallest Processor in the World☆86Updated last year
- 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.☆86Updated 4 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆63Updated this week
- ☆26Updated 2 weeks ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- SpinalHDL Hardware Math Library☆89Updated last year