☆30Mar 13, 2025Updated last year
Alternatives and similar repositories for cc01
Users that are interested in cc01 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ZC RISCV CORE☆12Dec 19, 2019Updated 6 years ago
- This is an open CNN accelerator for everyone to use☆14Jul 15, 2019Updated 7 years ago
- A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games☆14Nov 2, 2018Updated 7 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 7 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Chisel Examples for the iCESugar FPGA Board☆12May 4, 2021Updated 5 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆41Sep 21, 2021Updated 4 years ago
- A MATLAB function library containing encoders, decoders and weight enumerators for Reed-Muller codes.☆13Aug 19, 2023Updated 3 years ago
- Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.☆23Jul 16, 2026Updated last month
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆18Jun 9, 2025Updated last year
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆24Aug 10, 2018Updated 8 years ago
- coffeescript based hardware description language☆14Jan 14, 2022Updated 4 years ago
- ☆21Aug 23, 2021Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆11Apr 15, 2024Updated 2 years ago
- ☆10Nov 12, 2019Updated 6 years ago
- Support Repository of "How to make RISC-V Microcomputer using FPGA for programmer"☆18Jul 30, 2019Updated 7 years ago
- ☆10Apr 28, 2023Updated 3 years ago
- An implementation of the decoding of BCH codes resistant to timing attacks☆11Sep 18, 2020Updated 5 years ago
- Final Project for Digital Systems Design Course, Fall 2020☆17Jul 20, 2022Updated 4 years ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- a simple programming language under development☆11Dec 3, 2023Updated 2 years ago
- Digital IC design and vlsi notes☆15Jun 24, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- QO100 UHF-VHF-HF UP/DOW Frequency-Converter☆22Jun 17, 2020Updated 6 years ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆21Aug 28, 2026Updated last week
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 12 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆27Jan 11, 2019Updated 7 years ago
- This application estimate iterative decoding threshold using degree description, Stephan ten Brink. More general decription of LDPC codes…☆13Apr 28, 2023Updated 3 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- LUT LDPC is a collection of software tools to design and test LDPC decoders based on discrete message passing decoding using lookup table…☆18May 30, 2018Updated 8 years ago
- ☆25Sep 12, 2021Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Polar coding, decoding, and testing☆13Oct 11, 2023Updated 2 years ago
- A list Viterbo algorithm for decoding PAC codes with various code constructions/rate-profiles☆11May 6, 2022Updated 4 years ago
- ifx-wireless-drivers☆17Jun 12, 2026Updated 2 months ago
- RiVer Core is an open source Python based RISC-V Core Verification framework.☆23Jun 16, 2025Updated last year
- ☆28Nov 15, 2019Updated 6 years ago
- A basic education user interface for learning Chinese and practice Chinese handwriting. Sketch recognition techniques were utilized to re…☆15Sep 16, 2017Updated 8 years ago
- Fault Injection Automatic Test Equipment☆17Nov 22, 2021Updated 4 years ago