lingscale / cc01Links
☆31Updated 2 months ago
Alternatives and similar repositories for cc01
Users that are interested in cc01 are comparing it to the libraries listed below
Sorting:
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- ☆36Updated 6 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆40Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- ☆33Updated 2 months ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated 9 months ago
- The Ultra-Low Power RISC Core☆15Updated 5 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆68Updated 10 months ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 4 years ago
- ☆66Updated 3 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆55Updated last year
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- Open source high performance IEEE-754 floating unit☆72Updated last year
- Platform Level Interrupt Controller☆40Updated last year
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- ☆58Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 3 weeks ago
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆24Updated 8 years ago
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆15Updated last year
- a training-target implementation of rv32im, designed to be simple and easy to understand☆59Updated 3 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆17Updated 3 weeks ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- Chisel Learning Journey☆109Updated 2 years ago
- Support for Rocket Chip on Zynq FPGAs☆40Updated 6 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago