☆30Mar 13, 2025Updated last year
Alternatives and similar repositories for cc01
Users that are interested in cc01 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ZC RISCV CORE☆12Dec 19, 2019Updated 6 years ago
- This is an open CNN accelerator for everyone to use☆14Jul 15, 2019Updated 6 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- Chisel Examples for the iCESugar FPGA Board☆12May 4, 2021Updated 4 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆39Sep 21, 2021Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games☆14Nov 2, 2018Updated 7 years ago
- A MATLAB function library containing encoders, decoders and weight enumerators for Reed-Muller codes.☆11Aug 19, 2023Updated 2 years ago
- Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.☆23Jan 24, 2026Updated 2 months ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆17Jun 9, 2025Updated 9 months ago
- Ventus GPGPU ISA Simulator Based on Spike☆49Mar 15, 2026Updated last week
- coffeescript based hardware description language☆14Jan 14, 2022Updated 4 years ago
- Digital IC design and vlsi notes☆13Jun 24, 2020Updated 5 years ago
- ☆21Aug 23, 2021Updated 4 years ago
- ☆11Apr 15, 2024Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆10Nov 12, 2019Updated 6 years ago
- Support Repository of "How to make RISC-V Microcomputer using FPGA for programmer"☆18Jul 30, 2019Updated 6 years ago
- ☆10Apr 28, 2023Updated 2 years ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- Final Project for Digital Systems Design Course, Fall 2020☆17Jul 20, 2022Updated 3 years ago
- An implementation of the decoding of BCH codes resistant to timing attacks☆11Sep 18, 2020Updated 5 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆18Nov 12, 2025Updated 4 months ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆27Jan 11, 2019Updated 7 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Craft a toy compiler☆10Aug 21, 2019Updated 6 years ago
- ☆25Sep 12, 2021Updated 4 years ago
- ☆15Sep 27, 2022Updated 3 years ago
- LUT LDPC is a collection of software tools to design and test LDPC decoders based on discrete message passing decoding using lookup table…☆16May 30, 2018Updated 7 years ago
- centos 7 / ubuntu搭建torjan，公眾號：swa_yo☆12Feb 15, 2020Updated 6 years ago
- Polar coding, decoding, and testing☆13Oct 11, 2023Updated 2 years ago
- A list Viterbo algorithm for decoding PAC codes with various code constructions/rate-profiles☆11May 6, 2022Updated 3 years ago
- UCSD CSE231 Advanced Compiler - LLVM project☆12Mar 28, 2017Updated 8 years ago
- Trusted side of the TEE☆13Feb 6, 2026Updated last month
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- ☆61Aug 30, 2021Updated 4 years ago
- A basic education user interface for learning Chinese and practice Chinese handwriting. Sketch recognition techniques were utilized to re…☆15Sep 16, 2017Updated 8 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- Hardware and software implementation of Sparsely-active SNNs☆22Mar 6, 2026Updated 2 weeks ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- Decoding of LDPC Codes Using the Information Bottleneck Method in Python☆17Dec 11, 2018Updated 7 years ago