OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.
☆32Jul 24, 2025Updated last year
Alternatives and similar repositories for OpenROAD-Agent
Users that are interested in OpenROAD-Agent are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenROAD's Chatbot Assistant☆45Updated this week
- Datasets for EDA LLM research☆46Jan 17, 2025Updated last year
- ☆32Jun 18, 2026Updated last month
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆32May 24, 2025Updated last year
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆57May 21, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Cell layout generation (MH Multiheight) for DTCO/STCO exploration toolkit.☆15Oct 6, 2025Updated 10 months ago
- ☆25May 8, 2025Updated last year
- This is the Github Repo for the paper: MCP4EDA: LLM-Powered Model Context Protocol RTL-to-GDSII Automation with Backend Aware Synthesis O…☆102Jul 29, 2025Updated last year
- ☆20Aug 8, 2024Updated 2 years ago
- A Lean-embedded framework to verify Verilog modules☆15Updated this week
- A curated, community-maintained list of ML/LLM research and tools for integrated-circuit design — across the full flow.☆21Updated this week
- LLM Evaluation Benchmark on Hardware Formal Verification☆44Apr 3, 2025Updated last year
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- Natural Language Exploration of Hardware Designs and Libraries (ICLAD'25) -- Best Paper Award☆17Jul 14, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆25May 20, 2026Updated 2 months ago
- Artificial Netlist Generator☆48Mar 19, 2024Updated 2 years ago
- ☆293Jul 8, 2024Updated 2 years ago
- ☆15Oct 8, 2024Updated last year
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 9 months ago
- ☆49May 18, 2024Updated 2 years ago
- ☆34Jul 3, 2026Updated last month
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆90Updated this week
- Official Implementation of "Circuit Transformer: A Transformer That Preserves Logical Equivalence"☆28Mar 13, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- PRO-V: An Efficient Program Generation Multi-Agent System for Automatic RTL Verification☆36Dec 11, 2025Updated 7 months ago
- ☆16Jun 30, 2024Updated 2 years ago
- OpenDesign Flow Database☆17Oct 31, 2018Updated 7 years ago
- ☆16Feb 5, 2026Updated 6 months ago
- Connecting bv_decide to SMTLIB.☆16Updated this week
- ☆204Jun 8, 2026Updated 2 months ago
- This repository contains all the information included in the beginner SoC/physical design using open-source EDA tools organized by VLSI S…☆14Mar 7, 2021Updated 5 years ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆13Sep 3, 2019Updated 6 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- Contract-Aware RTL Code Generation Agents with Temporal Tracing, Slicing and Formal Verification☆23Jan 28, 2026Updated 6 months ago
- RTL-to-Vector-to-GDS☆86Apr 2, 2026Updated 4 months ago
- Pick your favorite language to verify your chip.☆94Updated this week
- This project was done as a part of Beginner VLSI/SoC Physical design using open-source EDA Tools workshop.☆14Nov 23, 2020Updated 5 years ago
- This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generati…☆29Sep 25, 2025Updated 10 months ago