☆16Dec 30, 2023Updated 2 years ago
Alternatives and similar repositories for PACE
Users that are interested in PACE are comparing it to the libraries listed below
Sorting:
- [NeurIPS 2023] Implementation of "Transformers over Directed Acyclic Graphs"☆77May 19, 2025Updated 9 months ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 9 months ago
- ☆15May 24, 2023Updated 2 years ago
- ☆10Aug 22, 2023Updated 2 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆25Jul 12, 2023Updated 2 years ago
- A continuous local search SAT solver based on Fourier expansion for hybrid Boolean constraints.☆12Sep 18, 2024Updated last year
- propositional satisfiability problem (SAT) goes neural and deep☆12Aug 17, 2021Updated 4 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated 11 months ago
- ☆10Oct 15, 2021Updated 4 years ago
- Github repository of the AIStats 2024 paper: DE-HNN: An effective neural model for Circuit Netlist representation☆14Sep 3, 2025Updated 6 months ago
- GNN-RE datasets for circuit recognition☆56May 16, 2023Updated 2 years ago
- ☆47Mar 14, 2023Updated 2 years ago
- Official Repository for the ICLR 2022 paper "Generalization of Neural Combinatorial Solvers through the Lens of Adversarial Robustness"☆13Nov 20, 2022Updated 3 years ago
- Official repository for paper "Goal-Aware Neural SAT Solver"☆17Jun 10, 2023Updated 2 years ago
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆20Jul 12, 2023Updated 2 years ago
- ☆15Nov 9, 2022Updated 3 years ago
- ☆14Jan 7, 2023Updated 3 years ago
- Hardware Formal Verification☆17Aug 10, 2020Updated 5 years ago
- A Formal Verification Framework for Chisel☆18Apr 9, 2024Updated last year
- TrojanSAINT: Gate-Level Netlist Sampling-Based Inductive Learning for Hardware Trojan Detection☆22Oct 3, 2023Updated 2 years ago
- The first global synthetic dataset for physics-ML seismic wavefield modeling and full-waveform inversion☆24Jul 30, 2024Updated last year
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 5 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- ☆19Jul 12, 2024Updated last year
- [NeurIPS 2022] "NSNet: A General Neural Probabilistic Framework for Satisfiability Problems"☆19Mar 29, 2023Updated 2 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- A graph neural network tailored to directed acyclic graphs that outperforms conventional GNNs by leveraging the partial order as strong i…☆139Apr 24, 2024Updated last year
- ☆21Nov 18, 2022Updated 3 years ago
- An Extensible Framework for Hardware Verification and Debugging☆18Sep 14, 2022Updated 3 years ago
- A Python API for the MiniSat and MiniCard constraint solvers.☆22Jan 1, 2026Updated 2 months ago
- Integer Multiplier Generator for Verilog☆24Jul 4, 2025Updated 8 months ago
- MachSMT: An ML-Driven Algorithm Selection tool for SMT Solvers☆25Apr 21, 2023Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Dec 23, 2025Updated 2 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆33Apr 13, 2025Updated 10 months ago
- The probSAT SAT Solver☆26Oct 21, 2022Updated 3 years ago
- Sustain-LC is a benchmarking environment for traditional and reinforcement learning based controls as well as LLM based control☆28Aug 7, 2025Updated 6 months ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆26May 29, 2022Updated 3 years ago