DfX-NYUAD / TrojanSAINTView external linksLinks
TrojanSAINT: Gate-Level Netlist Sampling-Based Inductive Learning for Hardware Trojan Detection
☆22Oct 3, 2023Updated 2 years ago
Alternatives and similar repositories for TrojanSAINT
Users that are interested in TrojanSAINT are comparing it to the libraries listed below
Sorting:
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 9 years ago
- ☆16May 24, 2023Updated 2 years ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 8 months ago
- ☆16Dec 30, 2023Updated 2 years ago
- Graph Neural Networks for Predicting Circuit Reliability Degradation. TCAD 2022☆24Dec 9, 2022Updated 3 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆33Apr 13, 2025Updated 10 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- Lock circuitgraphs using various logic locking techniques☆10May 2, 2023Updated 2 years ago
- ☆14Jan 11, 2021Updated 5 years ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆17Oct 21, 2025Updated 3 months ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Implementation of a simple genetic algorithm designed to solve the Traveling Salesman Problem, using ncurses to visualize the graph.☆11Nov 23, 2017Updated 8 years ago
- Go语言爆破Sha256前四字符☆10May 21, 2019Updated 6 years ago
- Stencila for Python☆17Aug 3, 2018Updated 7 years ago
- ☆21Feb 2, 2026Updated last week
- DeepGate3 for ICCAD2024☆13May 26, 2025Updated 8 months ago
- SDR-Transceiver☆10Dec 30, 2019Updated 6 years ago
- ☆12Apr 25, 2025Updated 9 months ago
- A WIP library to control B1500 and similar testers via the VISA protocol, built on pyvisa☆11Nov 4, 2016Updated 9 years ago
- Quantized training method for RRAM-based systems.☆12Sep 24, 2018Updated 7 years ago
- Introduction to MLIR and xDSL training course☆19Oct 2, 2023Updated 2 years ago
- ☆12Apr 6, 2025Updated 10 months ago
- [TVLSI 2025] ACiM Inference Simulation Framework in "ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits"☆25Sep 9, 2025Updated 5 months ago
- propositional satisfiability problem (SAT) goes neural and deep☆13Aug 17, 2021Updated 4 years ago
- Github repository of the AIStats 2024 paper: DE-HNN: An effective neural model for Circuit Netlist representation☆14Sep 3, 2025Updated 5 months ago
- Go安全的学习中ing☆17Jan 9, 2023Updated 3 years ago
- OpenAI ChatGPT, GPT-3, ChatGPT-API for go,ChatGPT in bash shell command line☆10Jan 1, 2023Updated 3 years ago
- ☆11Nov 12, 2023Updated 2 years ago
- ☆14Sep 3, 2024Updated last year
- A basic implementation of a SAT attack on logic locking.☆13Jun 30, 2021Updated 4 years ago
- 修改自官方yara工具☆14May 6, 2024Updated last year
- RISC-V Formal in Chisel☆12Apr 9, 2024Updated last year
- ☆10Oct 28, 2024Updated last year
- Complete installation flow of yosys, OpenSTA and OpenROAD for RTL Verification, Synthesis, Timing Analysis, Power Analysis & GDSII layout…☆21Jul 21, 2025Updated 6 months ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated 11 months ago
- Tool for parsing an integrated circuit test file from STIL to the particular file format of a Teradyne tester.☆15May 17, 2018Updated 7 years ago
- CTL (Computation Tree Logic) SAT solver☆15Feb 10, 2020Updated 6 years ago
- ☆13May 26, 2022Updated 3 years ago
- ☆48Mar 14, 2023Updated 2 years ago