DfX-NYUAD / TrojanSAINTLinks
TrojanSAINT: Gate-Level Netlist Sampling-Based Inductive Learning for Hardware Trojan Detection
☆21Updated 2 years ago
Alternatives and similar repositories for TrojanSAINT
Users that are interested in TrojanSAINT are comparing it to the libraries listed below
Sorting:
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- GNN-RE datasets for circuit recognition☆56Updated 2 years ago
- ☆16Updated 2 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆141Updated 5 months ago
- Artificial Netlist Generator☆46Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆55Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆61Updated 11 months ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆26Updated 3 years ago
- Collection of digital hardware modules & projects (benchmarks)☆75Updated last month
- ☆29Updated last year
- DATC RDF☆50Updated 5 years ago
- Awesome machine learning for logic synthesis☆30Updated 3 years ago
- VLSI EDA Global Router☆79Updated 7 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆21Updated last year
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆66Updated 7 months ago
- ☆31Updated 2 years ago
- ☆59Updated 7 months ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆29Updated 5 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- GPU-based logic synthesis tool☆97Updated last month
- ☆16Updated 3 years ago
- EPFL logic synthesis benchmarks☆224Updated last month
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆53Updated 11 months ago
- ☆32Updated 4 years ago
- ☆20Updated 3 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆62Updated 7 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆29Updated 5 years ago
- ☆15Updated 3 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆85Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆39Updated 2 weeks ago