DfX-NYUAD / TrojanSAINTLinks
TrojanSAINT: Gate-Level Netlist Sampling-Based Inductive Learning for Hardware Trojan Detection
☆21Updated last year
Alternatives and similar repositories for TrojanSAINT
Users that are interested in TrojanSAINT are comparing it to the libraries listed below
Sorting:
- GNN-RE datasets for circuit recognition☆52Updated 2 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- ☆15Updated 2 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆61Updated last month
- ☆24Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆59Updated 3 months ago
- Lock circuitgraphs using various logic locking techniques☆10Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 7 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated last month
- ☆16Updated 3 years ago
- Graph Neural Networks for Predicting Circuit Reliability Degradation. TCAD 2022☆23Updated 2 years ago
- DATC RDF☆50Updated 5 years ago
- Artificial Netlist Generator☆40Updated last year
- ☆29Updated last year
- ☆19Updated 2 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆17Updated 8 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆55Updated 7 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆77Updated last year
- ☆31Updated 3 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆51Updated 3 months ago
- Optimal gate sizing of digital circuits using geometric programming☆11Updated 9 years ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆23Updated 3 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆52Updated last year
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 8 months ago
- VLSI EDA Global Router☆75Updated 7 years ago
- Awesome machine learning for logic synthesis☆29Updated 2 years ago
- GPU-based logic synthesis tool☆90Updated 3 weeks ago