DfX-NYUAD / TrojanSAINTLinks
TrojanSAINT: Gate-Level Netlist Sampling-Based Inductive Learning for Hardware Trojan Detection
☆18Updated last year
Alternatives and similar repositories for TrojanSAINT
Users that are interested in TrojanSAINT are comparing it to the libraries listed below
Sorting:
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆22Updated 2 years ago
- GNN-RE datasets for circuit recognition☆49Updated 2 years ago
- ☆15Updated 2 years ago
- ☆25Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last week
- Optimal gate sizing of digital circuits using geometric programming☆11Updated 8 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 6 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated 9 months ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆58Updated last week
- DATC RDF☆51Updated 4 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 6 months ago
- ☆18Updated 2 years ago
- ☆73Updated last month
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆51Updated 5 months ago
- This is a repo to store circuit design datasets☆19Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆52Updated last month
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆23Updated 3 years ago
- ☆31Updated 3 years ago
- Artificial Netlist Generator☆39Updated last year
- Awesome machine learning for logic synthesis☆29Updated 2 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated 10 months ago
- ☆16Updated last year
- Benchmarks for Approximate Circuit Synthesis☆16Updated 4 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆35Updated 8 months ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- ☆28Updated last year
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆114Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆76Updated 10 months ago
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆55Updated 2 months ago
- ☆52Updated last month