The official implementation of DeepRTL: Bridging Verilog Understanding and Generation with a Unified Representation Model (ICLR 2025)
☆18Dec 18, 2025Updated 10 months ago
Alternatives and similar repositories for DeepRTL
Users that are interested in DeepRTL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆11Updated this week
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆25May 20, 2026Updated 5 months ago
- This repository includes the data and scripts utilized in the study titled "Improving LLM-based Verilog Code Generation with Data Augment…☆14Mar 24, 2025Updated last year
- ☆14Dec 31, 2022Updated 3 years ago
- ☆18Nov 19, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆45Apr 13, 2025Updated last year
- zero-riscy CPU Core☆19Jun 10, 2018Updated 8 years ago
- This is a python repo for flattening Verilog☆19Dec 19, 2025Updated 10 months ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 3 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆30Apr 9, 2025Updated last year
- benchmarks for hls equivalence checking☆11Nov 22, 2022Updated 3 years ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆27May 29, 2022Updated 4 years ago
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆31Jun 9, 2025Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆41Jun 17, 2025Updated last year
- ☆15Jun 18, 2023Updated 3 years ago
- ☆31Jan 30, 2025Updated last year
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆35Jun 5, 2024Updated 2 years ago
- ☆48Sep 16, 2026Updated last month
- Codes for "Learning bounds for risk-sensitive learning," NeurIPS 2020 (or see arXiv 2006.08138)☆11Oct 15, 2020Updated 6 years ago
- RTL code of some arbitration algorithm☆16Oct 10, 2026Updated 3 weeks ago
- ☆16May 24, 2025Updated last year
- ☆13Jan 20, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans☆10Mar 31, 2021Updated 5 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Jul 4, 2025Updated last year
- Metal: Learning a Meta-Solver for Syntax-Guided Program Synthesis☆15Feb 18, 2019Updated 7 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 11 months ago
- TEESec: Pre-Silicon Vulnerability Discovery for Trusted Execution Environments☆12Apr 4, 2024Updated 2 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆45Apr 3, 2025Updated last year
- AProver: Agentic Prover for AI-Generated Code — LLM agents + BMC for automated verification of systems software☆21Oct 20, 2026Updated last week
- gem5学习仓库，基于官方教程的汉化精简版，并修正了官方教程中部分代码存在的一些小问题。gem5官方仓库：https://github.com/gem5/gem5☆13Sep 1, 2025Updated last year
- ☆10Nov 20, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆18Nov 8, 2016Updated 9 years ago
- Multi-Objectives program Repair Framework☆12May 16, 2025Updated last year
- Fuzzing processor simulations with taint tracking.☆15Aug 24, 2025Updated last year
- ☆11Feb 26, 2025Updated last year
- LintLLM is an open-source Verilog linting framework powered by Large Language Models (LLMs).☆12Aug 14, 2026Updated 2 months ago
- ☆22Oct 17, 2024Updated 2 years ago
- ☆64Jul 13, 2026Updated 3 months ago