The official implementation of DeepRTL: Bridging Verilog Understanding and Generation with a Unified Representation Model (ICLR 2025)
☆16Dec 18, 2025Updated 3 months ago
Alternatives and similar repositories for DeepRTL
Users that are interested in DeepRTL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆13Dec 31, 2022Updated 3 years ago
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 3 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆26Apr 9, 2025Updated 11 months ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- The first large scale formally verified reasoning dataset for Verilog☆21May 16, 2025Updated 10 months ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆26May 29, 2022Updated 3 years ago
- A web-based graphical simulator of a simple 32-bit, single-cycle implementation of RISC-V☆26Mar 16, 2025Updated last year
- Codes for "Learning bounds for risk-sensitive learning," NeurIPS 2020 (or see arXiv 2006.08138)☆11Oct 15, 2020Updated 5 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Jul 4, 2025Updated 8 months ago
- ☆14Jun 18, 2023Updated 2 years ago
- Metal: Learning a Meta-Solver for Syntax-Guided Program Synthesis☆15Feb 18, 2019Updated 7 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Nov 8, 2016Updated 9 years ago
- ☆13Jan 28, 2026Updated last month
- NLocalSAT; Boosting Local Search with Solution Prediction☆18Aug 4, 2023Updated 2 years ago
- Research Papers on Efficient Neural Fields from EffL Group☆16Apr 21, 2025Updated 11 months ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 4 months ago
- ☆126Mar 10, 2025Updated last year
- Synthetic exterior acoustic scattering data and sample parsing code.☆17Feb 5, 2020Updated 6 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆55May 10, 2021Updated 4 years ago
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆29Jan 7, 2026Updated 2 months ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Aug 19, 2024Updated last year
- Hardware Accelerators on FPGA for Computer Vision Applications☆12Dec 16, 2025Updated 3 months ago
- ☆14Apr 14, 2023Updated 2 years ago
- 一个基于AXI接口的PL端卷积加速器，可由PS端调用☆12Apr 15, 2023Updated 2 years ago
- Prompt format and padding guide for Llama 2☆12Sep 18, 2023Updated 2 years ago
- zero-riscy CPU Core☆18Jun 10, 2018Updated 7 years ago
- ☆23Jan 30, 2025Updated last year
- FU-net: Multi-class Image Segmentation using Feedback Weighted U-net☆12Apr 3, 2023Updated 2 years ago
- [ISCA'25] LIA: A Single-GPU LLM Inference Acceleration with Cooperative AMX-Enabled CPU-GPU Computation and CXL Offloading☆13Jun 28, 2025Updated 8 months ago
- Fast String Subsequence Kernel (SSK) implementation in Python (Cython)☆10Jan 16, 2021Updated 5 years ago
- ☆11Mar 3, 2025Updated last year
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆14Dec 9, 2024Updated last year
- Testbenches for HDL projects☆22Updated this week
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- ☆10Mar 3, 2024Updated 2 years ago
- ☆25Nov 23, 2021Updated 4 years ago
- Train large COMET (T5-3B/GPT2-XL) with small memory (on 11GB memory GPUs like 1080/2080) using DeepSpeed.☆14Jan 23, 2022Updated 4 years ago