TILOS-AI-Institute / DEHNNLinks
Github repository of the AIStats 2024 paper: DE-HNN: An effective neural model for Circuit Netlist representation
☆14Updated 4 months ago
Alternatives and similar repositories for DEHNN
Users that are interested in DEHNN are comparing it to the libraries listed below
Sorting:
- Artificial Netlist Generator☆46Updated last year
- GNN-RE datasets for circuit recognition☆56Updated 2 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- ☆18Updated 4 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆75Updated 6 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆88Updated last year
- just checking☆20Updated 3 years ago
- Analog Placement Quality Prediction☆25Updated 2 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆141Updated 6 months ago
- This is the code for our paper "Reinforcement Learning within Tree Search for Fast Macro Placement".☆34Updated last year
- ☆32Updated 4 years ago
- ☆73Updated 3 months ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆76Updated 2 weeks ago
- Open Circuit Benchmark OCB and source code for CktGNN (https://openreview.net/forum?id=NE2911Kq1sp).☆81Updated 2 years ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆297Updated 3 weeks ago
- ☆48Updated last year
- Circuit release of the MAGICAL project☆40Updated 6 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆61Updated 7 months ago
- Graph Neural Networks for Predicting Circuit Reliability Degradation. TCAD 2022☆24Updated 3 years ago
- ☆29Updated 2 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆16Updated 2 years ago
- ☆30Updated last year
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆29Updated last year
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆54Updated last year
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆67Updated 8 months ago
- ☆48Updated 2 years ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆26Updated 3 years ago
- Collection of digital hardware modules & projects (benchmarks)☆77Updated last month
- ☆121Updated last week
- Machine Generated Analog IC Layout☆267Updated last year