fffasttime / MRFILinks
☆15Updated 8 months ago
Alternatives and similar repositories for MRFI
Users that are interested in MRFI are comparing it to the libraries listed below
Sorting:
- ☆18Updated last year
- ☆18Updated 2 years ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆29Updated 2 years ago
- ☆10Updated last year
- Collection of kernel accelerators optimised for LLM execution☆25Updated last month
- ☆73Updated 10 months ago
- Code of "Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures", TCAD 2020☆11Updated 4 years ago
- Open-source of MSD framework☆16Updated 2 years ago
- ☆31Updated 8 months ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆36Updated 3 years ago
- Accelerate multihead attention transformer model using HLS for FPGA☆12Updated 2 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆95Updated 4 years ago
- ☆46Updated 2 years ago
- ☆10Updated last year
- A collection of tutorials for the fpgaConvNet framework.☆47Updated last year
- Automatic generation of FPGA-based learning accelerators for the neural network family☆66Updated 5 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆18Updated last year
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆28Updated last year
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆39Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆74Updated 2 years ago
- C++ code for HLS FPGA implementation of transformer☆19Updated last year
- ☆58Updated last year
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆24Updated 7 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆162Updated this week
- Attentionlego☆12Updated last year
- An FPGA Accelerator for Transformer Inference☆92Updated 3 years ago
- LoAS: Fully Temporal-Parallel Dataflow for Dual-Sparse Spiking Neural Networks, MICRO 2024.☆16Updated 9 months ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆35Updated this week
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆187Updated last year