fffasttime / MRFILinks
☆12Updated 6 months ago
Alternatives and similar repositories for MRFI
Users that are interested in MRFI are comparing it to the libraries listed below
Sorting:
- ☆18Updated last year
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆26Updated last year
- Code of "Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures", TCAD 2020☆11Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- Open-source of MSD framework☆16Updated 2 years ago
- C++ code for HLS FPGA implementation of transformer☆19Updated last year
- ☆72Updated 8 months ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆35Updated 3 years ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆29Updated last year
- Stochastic Computing for Deep Neural Networks☆33Updated 4 years ago
- Collection of kernel accelerators optimised for LLM execution☆25Updated 2 weeks ago
- ☆11Updated last year
- An FPGA Accelerator for Transformer Inference☆91Updated 3 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated last year
- ☆29Updated 6 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆59Updated 3 months ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆75Updated 7 months ago
- ☆33Updated last year
- ☆18Updated 2 years ago
- ☆58Updated last year
- Models and training scripts for "LSTMs for Keyword Spotting with ReRAM-based Compute-In-Memory Architectures" (ISCAS 2021).☆16Updated 4 years ago
- Accelerate multihead attention transformer model using HLS for FPGA☆12Updated last year
- LoAS: Fully Temporal-Parallel Dataflow for Dual-Sparse Spiking Neural Networks, MICRO 2024.☆13Updated 7 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆81Updated 3 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 4 years ago
- ☆17Updated 5 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆65Updated 3 weeks ago
- ☆12Updated 6 months ago
- ☆12Updated last year