fffasttime / MRFILinks
☆16Updated 9 months ago
Alternatives and similar repositories for MRFI
Users that are interested in MRFI are comparing it to the libraries listed below
Sorting:
- Code of "Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures", TCAD 2020☆13Updated 4 years ago
- ☆10Updated last year
- ☆73Updated 11 months ago
- ☆58Updated last year
- Collection of kernel accelerators optimised for LLM execution☆26Updated 2 months ago
- ☆32Updated 10 months ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆36Updated 3 years ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆30Updated 2 years ago
- An FPGA Accelerator for Transformer Inference☆93Updated 3 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆43Updated 3 years ago
- ☆19Updated 2 years ago
- ☆18Updated last year
- A list of our chiplet simulaters☆48Updated 7 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆84Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 7 months ago
- ☆57Updated 2 months ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆23Updated last year
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆29Updated last year
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆56Updated 2 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆68Updated 6 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆162Updated this week
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆74Updated 3 months ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆97Updated 4 years ago
- ☆35Updated 5 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆18Updated last year
- a Computing In Memory emULATOR framework☆15Updated last year
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆68Updated 2 years ago
- MICRO22 artifact evaluation for Sparseloop☆47Updated 3 years ago
- ☆16Updated 2 years ago