aichipdesign / chipgptftLinks
Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
☆55Updated last year
Alternatives and similar repositories for chipgptft
Users that are interested in chipgptft are comparing it to the libraries listed below
Sorting:
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆32Updated 7 months ago
- An open-source benchmark for generating design RTL with natural language☆153Updated last year
- ☆52Updated last year
- ☆16Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆64Updated 7 months ago
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆61Updated 10 months ago
- ☆32Updated last year
- A toolchain for rapid design space exploration of chiplet architectures☆72Updated 5 months ago
- ☆59Updated 7 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆74Updated last month
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆83Updated 4 years ago
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆36Updated last year
- ☆44Updated last year
- FSA: Fusing FlashAttention within a Single Systolic Array☆84Updated 5 months ago
- ☆18Updated 3 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆71Updated 3 months ago
- ACM TODAES Best Paper Award, 2022☆32Updated 2 years ago
- This is a python repo for flattening Verilog☆20Updated last month
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆84Updated 9 months ago
- The open-sourced version of BOOM-Explorer☆46Updated 2 years ago
- Dataset for ML-guided Accelerator Design☆43Updated last year
- ☆65Updated 8 months ago
- ☆62Updated 9 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆77Updated 7 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- An integrated CGRA design framework☆91Updated 10 months ago
- This repository contains the code for this paper: Chiplet-Gym: An RL-based Optimization Framework for Chiplet-based AI Accelerator☆22Updated last year
- LLM-DSE: Searching Accelerator Parameters with LLM Agents☆13Updated 7 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago