aichipdesign / chipgptft
Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
☆21Updated 4 months ago
Related projects ⓘ
Alternatives and complementary repositories for chipgptft
- ☆45Updated 2 months ago
- ☆15Updated 2 years ago
- ☆9Updated 2 months ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆13Updated last month
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆14Updated 11 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆35Updated 2 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆40Updated last week
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆45Updated 5 months ago
- ☆31Updated last month
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆21Updated last month
- The open-sourced version of BOOM-Explorer☆32Updated last year
- Dataset for ML-guided Accelerator Design☆31Updated this week
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆47Updated 2 weeks ago
- An open-source benchmark for generating design RTL with natural language☆70Updated last week
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆19Updated last year
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆26Updated 4 months ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 2 years ago
- A DAG processor and compiler for a tree-based spatial datapath.☆12Updated 2 years ago
- A general framework for optimizing DNN dataflow on systolic array☆33Updated 3 years ago
- ☆21Updated 4 months ago
- ACM TODAES Best Paper Award, 2022☆24Updated last year
- ☆34Updated 4 months ago
- ☆37Updated 8 months ago
- ☆45Updated last month
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆32Updated last year
- An Open-Source Tool for CGRA Accelerators☆17Updated 6 months ago
- ☆37Updated 4 months ago
- An Open-Source Tool for CGRA Accelerators☆57Updated 3 months ago
- ☆51Updated 10 months ago