aichipdesign / chipgptftLinks
Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
☆59Updated last year
Alternatives and similar repositories for chipgptft
Users that are interested in chipgptft are comparing it to the libraries listed below
Sorting:
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆66Updated 8 months ago
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆36Updated 7 months ago
- An open-source benchmark for generating design RTL with natural language☆155Updated last year
- ☆16Updated last year
- The open-sourced version of BOOM-Explorer☆45Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆84Updated 4 years ago
- ☆59Updated 3 weeks ago
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆62Updated 10 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆31Updated 2 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆72Updated 6 months ago
- ☆44Updated last year
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆79Updated 8 months ago
- An integrated CGRA design framework☆91Updated 10 months ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆17Updated 2 years ago
- ☆54Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆73Updated last month
- ☆18Updated 4 years ago
- This is a python repo for flattening Verilog☆20Updated last month
- Dataset for ML-guided Accelerator Design☆43Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- ☆62Updated 10 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- ☆33Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 7 months ago
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆29Updated last year
- ☆57Updated 7 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆73Updated 4 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆82Updated 2 months ago
- ☆46Updated last year
- ACM TODAES Best Paper Award, 2022☆32Updated 2 years ago