Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
☆59Dec 17, 2024Updated last year
Alternatives and similar repositories for chipgptft
Users that are interested in chipgptft are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆38Jun 17, 2025Updated 9 months ago
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- ☆51Dec 10, 2024Updated last year
- ☆12Jun 22, 2023Updated 2 years ago
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆48May 21, 2025Updated 10 months ago
- The open-sourced version of BOOM-Explorer☆46May 31, 2023Updated 2 years ago
- ☆45May 18, 2024Updated last year
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆271Feb 9, 2025Updated last year
- ☆29Aug 4, 2025Updated 7 months ago
- This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generati…☆21Sep 25, 2025Updated 6 months ago
- ☆14Mar 13, 2026Updated last week
- moved to https://github.com/Zhaoyilunnn/qdao☆11Aug 30, 2023Updated 2 years ago
- ☆28Jun 25, 2024Updated last year
- Automatic generation of FPGA-based learning accelerators for the neural network family☆68Dec 26, 2019Updated 6 years ago
- ☆18May 1, 2024Updated last year
- An open-sourced PyTorch library for developing energy efficient multiplication-less models and applications.☆14Feb 3, 2025Updated last year
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆36Mar 12, 2026Updated last week
- An open-source benchmark for generating design RTL with natural language☆174Nov 8, 2024Updated last year
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆17Aug 26, 2024Updated last year
- ACM TODAES Best Paper Award, 2022☆34Oct 24, 2023Updated 2 years ago
- RTL-to-Vector-to-GDS☆68Dec 5, 2025Updated 3 months ago
- This repository contains the code for this paper: Chiplet-Gym: An RL-based Optimization Framework for Chiplet-based AI Accelerator☆22Sep 28, 2024Updated last year
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆43May 29, 2025Updated 9 months ago
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆27May 4, 2025Updated 10 months ago
- ☆22Jan 12, 2024Updated 2 years ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- ☆36Aug 7, 2025Updated 7 months ago
- ☆18Feb 3, 2022Updated 4 years ago
- Signal analyzer CSV to IEEE 1364-2001 VCD file format converter.☆11Aug 13, 2021Updated 4 years ago
- Verilog evaluation benchmark for large language model☆391Jul 14, 2025Updated 8 months ago
- ABACUS is a tool for approximate logic synthesis☆14Jul 13, 2020Updated 5 years ago
- ☆15Jan 7, 2023Updated 3 years ago
- QIsim: Architecting 10+K Qubit QC Interfaces Toward Quantum Supremacy, ISCA'23☆19Jun 27, 2023Updated 2 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 5 years ago
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 3 months ago
- ☆33Dec 16, 2021Updated 4 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆66May 29, 2025Updated 9 months ago
- DMA core compatible with AHB3-Lite☆10Mar 30, 2019Updated 6 years ago
- The Core Paper Project of EVM☆15Nov 2, 2019Updated 6 years ago