aichipdesign / chipgptft
Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
☆37Updated 3 months ago
Alternatives and similar repositories for chipgptft:
Users that are interested in chipgptft are comparing it to the libraries listed below
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆20Updated 8 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆44Updated 6 months ago
- ☆16Updated 3 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆45Updated 2 weeks ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆15Updated last year
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆22Updated this week
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆88Updated 6 months ago
- ☆58Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆71Updated 3 years ago
- ACM TODAES Best Paper Award, 2022☆23Updated last year
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 3 years ago
- CGRA framework with vectorization support.☆29Updated this week
- ☆40Updated 5 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- Dataset for ML-guided Accelerator Design☆36Updated 4 months ago
- ☆51Updated 5 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆41Updated last month
- ☆26Updated 4 months ago
- ☆25Updated 11 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆45Updated last week
- An infrastructure for integrated EDA☆38Updated last year
- A graph linear algebra overlay☆51Updated last year
- An Open-Source Tool for CGRA Accelerators☆61Updated 2 months ago
- ☆12Updated 7 months ago
- An open-source benchmark for generating design RTL with natural language☆97Updated 4 months ago
- Project repo for the POSH on-chip network generator☆45Updated 2 weeks ago
- ☆28Updated 10 months ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆33Updated 2 weeks ago
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆33Updated 2 weeks ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 5 months ago