aichipdesign / chipgptftLinks
Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
☆50Updated 10 months ago
Alternatives and similar repositories for chipgptft
Users that are interested in chipgptft are comparing it to the libraries listed below
Sorting:
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆30Updated 4 months ago
- An open-source benchmark for generating design RTL with natural language☆135Updated 11 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- ☆14Updated last year
- ☆54Updated 5 months ago
- ACM TODAES Best Paper Award, 2022☆30Updated 2 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- ☆16Updated 3 years ago
- Dataset for ML-guided Accelerator Design☆39Updated 11 months ago
- ☆60Updated 7 months ago
- An integrated CGRA design framework☆91Updated 7 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆81Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆74Updated last month
- A fast, accurate trace-based simulator for High-Level Synthesis.☆70Updated 7 months ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- ☆32Updated 11 months ago
- ☆42Updated 10 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆68Updated last month
- ☆41Updated last year
- ☆63Updated 6 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆87Updated last year
- A toolchain for rapid design space exploration of chiplet architectures☆61Updated 3 months ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆54Updated 2 months ago
- A list of our chiplet simulaters☆43Updated 4 months ago
- ☆20Updated 3 years ago
- ☆13Updated 2 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆63Updated last week
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆16Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆61Updated 3 months ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆21Updated last year