Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
☆62Dec 17, 2024Updated last year
Alternatives and similar repositories for chipgptft
Users that are interested in chipgptft are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆41Jun 17, 2025Updated last year
- LLM4HWDesign Starting Toolkit☆20Oct 4, 2024Updated 2 years ago
- ☆54Dec 10, 2024Updated last year
- The open-sourced version of BOOM-Explorer☆52May 31, 2023Updated 3 years ago
- Full State Quantum Circuit Simulation Beyond Memory Limit☆15Aug 5, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆17Apr 16, 2024Updated 2 years ago
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆62May 21, 2025Updated last year
- This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generati…☆29Sep 25, 2025Updated last year
- 基于 Whisper 语音识别 + AI分析的短视频提取工具。自动将长视频转语音、识别爆点片段、裁剪生成精彩集锦。适合内容创作者快速从长视频中提取高能时刻☆20Mar 5, 2026Updated 7 months ago
- moved to https://github.com/Zhaoyilunnn/qdao☆10Aug 30, 2023Updated 3 years ago
- ☆30Jun 25, 2024Updated 2 years ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆76Sep 22, 2025Updated last year
- Automatic generation of FPGA-based learning accelerators for the neural network family☆70Dec 26, 2019Updated 6 years ago
- Datasets for EDA LLM research☆46Jan 17, 2025Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- This repository contains the code for this paper: Chiplet-Gym: An RL-based Optimization Framework for Chiplet-based AI Accelerator☆25Sep 28, 2024Updated 2 years ago
- ☆18May 1, 2024Updated 2 years ago
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025, ACM TODAES 2026)☆51Jul 22, 2026Updated 2 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆49May 29, 2025Updated last year
- A Chip Design Automation Solution with Open Source EDA Tools.☆32Updated this week
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆33Nov 13, 2023Updated 2 years ago
- ACM TODAES Best Paper Award, 2022☆35Oct 24, 2023Updated 2 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆38Mar 12, 2026Updated 7 months ago
- ☆36Jun 18, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆21Oct 17, 2024Updated last year
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆167Sep 15, 2026Updated 3 weeks ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- ☆17Feb 15, 2025Updated last year
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆18Aug 26, 2024Updated 2 years ago
- ☆18Feb 3, 2022Updated 4 years ago
- Signal analyzer CSV to IEEE 1364-2001 VCD file format converter.☆11Aug 13, 2021Updated 5 years ago
- An open-source benchmark for generating design RTL with natural language☆237Aug 15, 2026Updated last month
- A toolchain for rapid design space exploration of chiplet architectures☆92Jul 25, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RTL-to-Vector-to-GDS☆90Apr 2, 2026Updated 6 months ago
- The Core Paper Project of EVM☆15Nov 2, 2019Updated 6 years ago
- A standalone structural (gate-level) verilog parser☆43Sep 13, 2026Updated last month
- DMA core compatible with AHB3-Lite☆13Mar 30, 2019Updated 7 years ago
- This is a python repo for flattening Verilog☆19Dec 19, 2025Updated 9 months ago
- ☆61Updated this week
- Dr.RTL: Autonomous Agentic RTL optimization through Tool-Grounded Self-Improvement☆32Sep 4, 2026Updated last month