Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
☆61Dec 17, 2024Updated last year
Alternatives and similar repositories for chipgptft
Users that are interested in chipgptft are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆40Jun 17, 2025Updated last year
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- ☆51Dec 10, 2024Updated last year
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆55May 21, 2025Updated last year
- The open-sourced version of BOOM-Explorer☆51May 31, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Full State Quantum Circuit Simulation Beyond Memory Limit☆16Aug 5, 2024Updated last year
- ☆19Oct 17, 2024Updated last year
- ☆49May 18, 2024Updated 2 years ago
- moved to https://github.com/Zhaoyilunnn/qdao☆10Aug 30, 2023Updated 2 years ago
- ☆13Mar 13, 2026Updated 3 months ago
- This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generati…☆28Sep 25, 2025Updated 9 months ago
- ☆29Jun 25, 2024Updated 2 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆69Dec 26, 2019Updated 6 years ago
- [ACL 2026 🔥] CASS: Nvidia to AMD Transpilation with Data, Models, and Benchmark☆34Apr 20, 2026Updated 2 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆18May 1, 2024Updated 2 years ago
- An open-sourced PyTorch library for developing energy efficient multiplication-less models and applications.☆14Feb 3, 2025Updated last year
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆68Sep 22, 2025Updated 9 months ago
- ACM TODAES Best Paper Award, 2022☆35Oct 24, 2023Updated 2 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆36Mar 12, 2026Updated 3 months ago
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆18Aug 26, 2024Updated last year
- An open-source benchmark for generating design RTL with natural language☆202Nov 8, 2024Updated last year
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- This repository contains the code for this paper: Chiplet-Gym: An RL-based Optimization Framework for Chiplet-based AI Accelerator☆22Sep 28, 2024Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆33Nov 13, 2023Updated 2 years ago
- RTL-to-Vector-to-GDS☆83Apr 2, 2026Updated 3 months ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆32May 4, 2025Updated last year
- ☆18Feb 3, 2022Updated 4 years ago
- ABACUS is a tool for approximate logic synthesis☆14Jul 13, 2020Updated 5 years ago
- Verilog evaluation benchmark for large language model☆446Jul 14, 2025Updated 11 months ago
- QIsim: Architecting 10+K Qubit QC Interfaces Toward Quantum Supremacy, ISCA'23☆20Jun 27, 2023Updated 3 years ago
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 5 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆72May 29, 2025Updated last year
- ☆33Dec 16, 2021Updated 4 years ago
- DMA core compatible with AHB3-Lite☆13Mar 30, 2019Updated 7 years ago
- ☆60Jan 19, 2026Updated 5 months ago
- The Core Paper Project of EVM☆15Nov 2, 2019Updated 6 years ago
- A standalone structural (gate-level) verilog parser☆41Mar 20, 2026Updated 3 months ago