aichipdesign / chipgptftLinks
Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
☆44Updated 7 months ago
Alternatives and similar repositories for chipgptft
Users that are interested in chipgptft are comparing it to the libraries listed below
Sorting:
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆50Updated 2 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- The open-sourced version of BOOM-Explorer☆43Updated 2 years ago
- ☆56Updated 4 months ago
- An integrated CGRA design framework☆90Updated 4 months ago
- ☆16Updated 3 years ago
- ☆52Updated 2 months ago
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆25Updated last month
- A fast, accurate trace-based simulator for High-Level Synthesis.☆67Updated 4 months ago
- Dataset for ML-guided Accelerator Design☆37Updated 8 months ago
- ☆30Updated 9 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆67Updated 3 months ago
- ☆36Updated last year
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆60Updated 4 months ago
- ☆60Updated 3 months ago
- An open-source benchmark for generating design RTL with natural language☆124Updated 9 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆94Updated 10 months ago
- ☆47Updated last month
- ☆41Updated last year
- ☆43Updated 10 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆55Updated last week
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆81Updated last year
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆41Updated last month
- ACM TODAES Best Paper Award, 2022☆25Updated last year
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆18Updated 3 years ago
- Systolic array implementations for Cholesky, LU, and QR decomposition☆45Updated 8 months ago
- This is a python repo for flattening Verilog☆18Updated 2 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆60Updated 9 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆27Updated 2 years ago