aichipdesign / chipgptftLinks
Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
☆55Updated last year
Alternatives and similar repositories for chipgptft
Users that are interested in chipgptft are comparing it to the libraries listed below
Sorting:
- An open-source benchmark for generating design RTL with natural language☆152Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆60Updated 7 months ago
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆31Updated 6 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆83Updated 4 years ago
- ☆43Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆73Updated last week
- ☆55Updated 7 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆71Updated 5 months ago
- Dataset for ML-guided Accelerator Design☆43Updated last year
- ☆65Updated 8 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆69Updated 3 months ago
- ☆15Updated last year
- ☆52Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- FSA: Fusing FlashAttention within a Single Systolic Array☆81Updated 4 months ago
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆60Updated 9 months ago
- ACM TODAES Best Paper Award, 2022☆32Updated 2 years ago
- ☆16Updated 3 years ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆243Updated 10 months ago
- ☆32Updated last year
- ☆61Updated 9 months ago
- An integrated CGRA design framework☆91Updated 9 months ago
- ☆53Updated 5 months ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆79Updated 8 months ago
- An Open-Source Tool for CGRA Accelerators☆80Updated 3 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆73Updated 2 months ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆17Updated 2 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆35Updated this week
- The open-sourced version of BOOM-Explorer☆46Updated 2 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆75Updated 6 months ago