aichipdesign / chipgptftLinks
Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
☆53Updated 11 months ago
Alternatives and similar repositories for chipgptft
Users that are interested in chipgptft are comparing it to the libraries listed below
Sorting:
- An open-source benchmark for generating design RTL with natural language☆150Updated last year
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆30Updated 5 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆59Updated 6 months ago
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆56Updated 8 months ago
- Dataset for ML-guided Accelerator Design☆42Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆83Updated 4 years ago
- ☆15Updated last year
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆69Updated 2 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆72Updated 8 months ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆17Updated last year
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆30Updated 2 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆70Updated 5 months ago
- ☆54Updated 6 months ago
- ACM TODAES Best Paper Award, 2022☆32Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆91Updated last year
- ☆51Updated last year
- The open-sourced version of BOOM-Explorer☆45Updated 2 years ago
- ☆74Updated 2 months ago
- ☆61Updated 8 months ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆75Updated 7 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 5 months ago
- This is a python repo for flattening Verilog☆20Updated 6 months ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆68Updated 3 months ago
- An Open-Source Tool for CGRA Accelerators☆76Updated 2 months ago
- ☆16Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- ☆50Updated last week
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆71Updated last month
- A toolchain for rapid design space exploration of chiplet architectures☆68Updated 4 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆35Updated last week