Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
☆59Dec 17, 2024Updated last year
Alternatives and similar repositories for chipgptft
Users that are interested in chipgptft are comparing it to the libraries listed below
Sorting:
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆37Jun 17, 2025Updated 8 months ago
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- ☆50Dec 10, 2024Updated last year
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆45May 21, 2025Updated 9 months ago
- The open-sourced version of BOOM-Explorer☆46May 31, 2023Updated 2 years ago
- Full State Quantum Circuit Simulation Beyond Memory Limit☆15Aug 5, 2024Updated last year
- ☆44May 18, 2024Updated last year
- ☆27Jun 25, 2024Updated last year
- ☆12Jun 22, 2023Updated 2 years ago
- ☆28Aug 4, 2025Updated 7 months ago
- ☆13Feb 10, 2026Updated 3 weeks ago
- ☆18May 1, 2024Updated last year
- moved to https://github.com/Zhaoyilunnn/qdao☆11Aug 30, 2023Updated 2 years ago
- Signal analyzer CSV to IEEE 1364-2001 VCD file format converter.☆11Aug 13, 2021Updated 4 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Nov 13, 2023Updated 2 years ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆255Feb 9, 2025Updated last year
- This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generati…☆20Sep 25, 2025Updated 5 months ago
- ABACUS is a tool for approximate logic synthesis☆14Jul 13, 2020Updated 5 years ago
- CASS: Nvidia to AMD Transpilation with Data, Models, and Benchmark☆34Jun 24, 2025Updated 8 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆42May 29, 2025Updated 9 months ago
- An open-source benchmark for generating design RTL with natural language☆160Nov 8, 2024Updated last year
- ☆33Aug 7, 2025Updated 6 months ago
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆27May 4, 2025Updated 10 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆35Updated this week
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆17Aug 26, 2024Updated last year
- Python interface for cross-calling with HDL☆47Updated this week
- This repository contains the code for this paper: Chiplet-Gym: An RL-based Optimization Framework for Chiplet-based AI Accelerator☆22Sep 28, 2024Updated last year
- A comprehensive content-addressable accelerator simulation framework.☆20Nov 15, 2024Updated last year
- Automatic generation of FPGA-based learning accelerators for the neural network family☆68Dec 26, 2019Updated 6 years ago
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 2 months ago
- ☆18Feb 3, 2022Updated 4 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 5 years ago
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025)☆39Feb 23, 2026Updated last week
- ☆22Jun 23, 2024Updated last year
- C++ code for HLS FPGA implementation of transformer☆20Sep 11, 2024Updated last year
- ☆19Jun 1, 2023Updated 2 years ago
- Verilog evaluation benchmark for large language model☆378Jul 14, 2025Updated 7 months ago
- Contains examples to start with Kactus2.☆23Aug 5, 2024Updated last year