gkrish19 / SIAM-Chiplet-based-Scalable-In-Memory-Acceleration-with-Mesh-for-Deep-Neural-NetworksLinks
A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.
☆23Updated last year
Alternatives and similar repositories for SIAM-Chiplet-based-Scalable-In-Memory-Acceleration-with-Mesh-for-Deep-Neural-Networks
Users that are interested in SIAM-Chiplet-based-Scalable-In-Memory-Acceleration-with-Mesh-for-Deep-Neural-Networks are comparing it to the libraries listed below
Sorting:
- A list of our chiplet simulaters☆48Updated 7 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆74Updated 3 months ago
- ☆55Updated 8 months ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆117Updated 3 months ago
- An integrated CGRA design framework☆91Updated 10 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆84Updated 4 years ago
- ☆57Updated 2 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆31Updated 2 years ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- The open-sourced version of BOOM-Explorer☆45Updated 2 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆67Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆76Updated 11 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- ☆20Updated last year
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆45Updated last year
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆56Updated 6 months ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆68Updated 6 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Updated 4 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆108Updated 9 months ago
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆134Updated 7 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆18Updated last year
- ☆20Updated 8 months ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆43Updated 4 years ago
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆62Updated 10 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆75Updated last year
- ☆124Updated 5 years ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆86Updated 6 months ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆30Updated 2 years ago
- HW accelerator mapping optimization framework for in-memory computing☆27Updated 8 months ago