gkrish19 / SIAM-Chiplet-based-Scalable-In-Memory-Acceleration-with-Mesh-for-Deep-Neural-NetworksLinks
A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.
☆21Updated 11 months ago
Alternatives and similar repositories for SIAM-Chiplet-based-Scalable-In-Memory-Acceleration-with-Mesh-for-Deep-Neural-Networks
Users that are interested in SIAM-Chiplet-based-Scalable-In-Memory-Acceleration-with-Mesh-for-Deep-Neural-Networks are comparing it to the libraries listed below
Sorting:
- A list of our chiplet simulaters☆32Updated 2 months ago
- ☆32Updated this week
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆53Updated 2 months ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated 10 months ago
- A co-design architecture on sparse attention☆52Updated 3 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated 2 years ago
- ☆41Updated 11 months ago
- RTL implementation of Flex-DPE.☆100Updated 5 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆80Updated last month
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 4 years ago
- An integrated CGRA design framework☆89Updated 2 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated 11 months ago
- 关于移植模型至gemmini的文档☆27Updated 3 years ago
- HW accelerator mapping optimization framework for in-memory computing☆24Updated this week
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆64Updated 2 years ago
- ☆9Updated last year
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…