gkrish19 / SIAM-Chiplet-based-Scalable-In-Memory-Acceleration-with-Mesh-for-Deep-Neural-Networks
A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.
☆20Updated 8 months ago
Alternatives and similar repositories for SIAM-Chiplet-based-Scalable-In-Memory-Acceleration-with-Mesh-for-Deep-Neural-Networks:
Users that are interested in SIAM-Chiplet-based-Scalable-In-Memory-Acceleration-with-Mesh-for-Deep-Neural-Networks are comparing it to the libraries listed below
- A list of our chiplet simulaters☆31Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆70Updated 3 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆48Updated this week
- ☆29Updated 3 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated last month
- ☆23Updated 7 months ago
- A co-design architecture on sparse attention☆50Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆59Updated 2 months ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆14Updated 8 months ago
- eyeriss-chisel3☆40Updated 2 years ago
- HW accelerator mapping optimization framework for in-memory computing☆22Updated 2 months ago
- RTL implementation of Flex-DPE.☆98Updated 5 years ago
- An integrated CGRA design framework☆87Updated last week
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated last year
- An Open-Source Tool for CGRA Accelerators☆19Updated 11 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆48Updated 3 months ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆54Updated last month
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆30Updated this week
- ☆39Updated 8 months ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 2 years ago
- ☆26Updated 11 months ago
- Open-source of MSD framework☆16Updated last year
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆54Updated last month
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆65Updated last week
- ☆25Updated 4 months ago
- ☆15Updated 10 months ago
- gem5 repository to study chiplet-based systems☆70Updated 5 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆48Updated last week
- verilog实现TPU中的脉动阵列计算卷积的module☆90Updated 3 years ago