gkrish19 / SIAM-Chiplet-based-Scalable-In-Memory-Acceleration-with-Mesh-for-Deep-Neural-Networks
A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.
☆17Updated 4 months ago
Related projects ⓘ
Alternatives and complementary repositories for SIAM-Chiplet-based-Scalable-In-Memory-Acceleration-with-Mesh-for-Deep-Neural-Networks
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆56Updated 2 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆40Updated last week
- MICRO22 artifact evaluation for Sparseloop☆39Updated 2 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆26Updated 4 months ago
- [FPGA 2024]FPGA Accelerator for Imbalanced SpMV using HLS☆7Updated last month
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆30Updated last month
- RTL implementation of Flex-DPE.☆91Updated 4 years ago
- A co-design architecture on sparse attention☆44Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆12Updated 4 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆59Updated 3 years ago
- Open-source of MSD framework☆14Updated last year
- An Open-Source Tool for CGRA Accelerators☆57Updated 3 months ago
- HW accelerator mapping optimization framework for in-memory computing☆19Updated 2 months ago
- A list of our chiplet simulaters☆21Updated 3 years ago
- ☆24Updated 7 months ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆56Updated last year
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆31Updated 2 years ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆22Updated 5 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆38Updated 6 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆13Updated 2 years ago
- ☆16Updated 2 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆52Updated this week
- ☆34Updated 4 months ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆29Updated 2 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆19Updated last year
- ☆12Updated 11 months ago
- gem5 repository to study chiplet-based systems☆66Updated 5 years ago