chipsalliance / silicon-notebooks
☆167Updated last year
Alternatives and similar repositories for silicon-notebooks:
Users that are interested in silicon-notebooks are comparing it to the libraries listed below
- ☆110Updated last year
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆175Updated last week
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆319Updated last month
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆313Updated 2 months ago
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆149Updated 10 months ago
- SystemVerilog synthesis tool☆183Updated 3 weeks ago
- ☆79Updated 2 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆267Updated last week
- Fabric generator and CAD tools☆163Updated last month
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆64Updated last month
- Curriculum for a university course to teach chip design using open source EDA tools☆61Updated last year
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆276Updated last month
- ☆139Updated 3 years ago
- https://caravel-user-project.readthedocs.io☆194Updated last month
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆270Updated this week
- ☆316Updated last year
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆246Updated last month
- Hardware Description Library☆79Updated last month
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆56Updated 2 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆144Updated 9 months ago
- Index of the fully open source process design kits (PDKs) maintained by Google.☆92Updated 2 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆111Updated last year
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆134Updated 3 years ago
- Home of the open-source EDA course.☆35Updated 2 weeks ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 3 years ago
- Course material for a basic hands-on analog circuit design course with IC emphasis☆96Updated this week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆67Updated this week
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆110Updated 3 years ago
- Ariane is a 6-stage RISC-V CPU☆133Updated 5 years ago
- ☆141Updated 2 weeks ago