chipsalliance / silicon-notebooksLinks
☆171Updated 2 years ago
Alternatives and similar repositories for silicon-notebooks
Users that are interested in silicon-notebooks are comparing it to the libraries listed below
Sorting:
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆187Updated 3 months ago
- ☆113Updated 2 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆286Updated 2 months ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆346Updated 6 months ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆313Updated 6 months ago
- https://caravel-user-project.readthedocs.io☆216Updated 6 months ago
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆156Updated last year
- Fabric generator and CAD tools.☆196Updated this week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆135Updated 2 weeks ago
- ☆340Updated 2 years ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆217Updated 10 months ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆70Updated 3 weeks ago
- ☆83Updated 2 years ago
- SystemVerilog synthesis tool☆209Updated 5 months ago
- ☆168Updated 4 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆290Updated 3 months ago
- Course material for a basic hands-on analog circuit design course with IC emphasis☆141Updated this week
- Hardware Description Library☆82Updated 4 months ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- Open-source RTL logic simulator with CUDA acceleration☆216Updated last week
- Curriculum for a university course to teach chip design using open source EDA tools☆107Updated last year
- Open-source FPGA research and prototyping framework.☆208Updated last year
- Standard Cell Library based Memory Compiler using FF/Latch cells☆155Updated 2 months ago
- ASIC implementation flow infrastructure☆95Updated this week
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆115Updated 4 years ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆352Updated this week
- SystemVerilog frontend for Yosys☆154Updated this week
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆260Updated this week
- Ariane is a 6-stage RISC-V CPU☆143Updated 5 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆117Updated last year