chipsalliance / silicon-notebooksLinks
☆173Updated 2 years ago
Alternatives and similar repositories for silicon-notebooks
Users that are interested in silicon-notebooks are comparing it to the libraries listed below
Sorting:
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆192Updated this week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆296Updated 2 weeks ago
- Fabric generator and CAD tools.☆203Updated this week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆318Updated 8 months ago
- ASIC implementation flow infrastructure☆148Updated last week
- ☆119Updated 2 years ago
- https://caravel-user-project.readthedocs.io☆223Updated 8 months ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆361Updated 8 months ago
- ☆181Updated 4 years ago
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆158Updated last year
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆368Updated 2 weeks ago
- ☆355Updated 2 years ago
- ☆84Updated 3 years ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- Course material for a basic hands-on analog circuit design course with IC emphasis☆155Updated this week
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆74Updated 3 months ago
- Curriculum for a university course to teach chip design using open source EDA tools☆112Updated 2 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆149Updated last week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆300Updated 3 weeks ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆161Updated last month
- Qflow full end-to-end digital synthesis flow for ASIC designs☆221Updated last year
- SystemVerilog synthesis tool☆216Updated 7 months ago
- Open-source RTL logic simulator with CUDA acceleration☆231Updated last month
- ☆40Updated 2 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆167Updated 3 months ago
- Hardware Description Library☆84Updated 7 months ago
- ☆83Updated 9 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆192Updated 5 years ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆104Updated last year