chipsalliance / silicon-notebooksLinks
☆168Updated last year
Alternatives and similar repositories for silicon-notebooks
Users that are interested in silicon-notebooks are comparing it to the libraries listed below
Sorting:
- ☆111Updated 2 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆180Updated 3 weeks ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆280Updated 2 weeks ago
- ☆146Updated 3 years ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆330Updated last week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆292Updated 3 months ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆212Updated 7 months ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆65Updated last week
- ☆78Updated 2 years ago
- Fabric generator and CAD tools.☆185Updated last week
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆330Updated 3 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆177Updated 5 years ago
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆151Updated last year
- SystemVerilog synthesis tool☆194Updated 2 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆147Updated 11 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆110Updated 2 weeks ago
- ☆323Updated 2 years ago
- https://caravel-user-project.readthedocs.io☆201Updated 3 months ago
- Curriculum for a university course to teach chip design using open source EDA tools☆74Updated last year
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆281Updated 2 weeks ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆114Updated last year
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆254Updated 3 months ago
- Hardware Description Library☆80Updated last month
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆135Updated 3 years ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- ☆166Updated 2 months ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆113Updated 3 years ago
- Open-source FPGA research and prototyping framework.☆206Updated 9 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆62Updated 2 years ago
- Universal Memory Interface (UMI)☆145Updated this week