chipsalliance / silicon-notebooksLinks
☆171Updated 2 years ago
Alternatives and similar repositories for silicon-notebooks
Users that are interested in silicon-notebooks are comparing it to the libraries listed below
Sorting:
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆188Updated this week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆288Updated 2 months ago
- Fabric generator and CAD tools.☆198Updated this week
- https://caravel-user-project.readthedocs.io☆218Updated 7 months ago
- ☆116Updated 2 years ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆348Updated 7 months ago
- ☆172Updated 4 years ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆313Updated 7 months ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆357Updated this week
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆72Updated last month
- SystemVerilog synthesis tool☆209Updated 6 months ago
- ASIC implementation flow infrastructure☆115Updated this week
- ☆83Updated 2 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 2 months ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆217Updated 11 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆292Updated last week
- ☆347Updated 2 years ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆157Updated last year
- Curriculum for a university course to teach chip design using open source EDA tools☆109Updated last year
- Course material for a basic hands-on analog circuit design course with IC emphasis☆142Updated last week
- Open-source RTL logic simulator with CUDA acceleration☆220Updated 3 weeks ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆265Updated 3 weeks ago
- An overview of TL-Verilog resources and projects☆82Updated 5 months ago
- ☆43Updated 7 months ago
- Hardware Description Library☆82Updated 5 months ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆99Updated last year
- SystemVerilog frontend for Yosys☆162Updated this week
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆164Updated last month
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆139Updated last month