StefanSchippers / xschemLinks
A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy and parametric designs, to maximize circuit reuse.
☆389Updated this week
Alternatives and similar repositories for xschem
Users that are interested in xschem are comparing it to the libraries listed below
Sorting:
- Magic VLSI Layout Tool☆543Updated this week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆335Updated last week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆301Updated 3 months ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆282Updated last week
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆557Updated last week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆214Updated 8 months ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆329Updated 3 months ago
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆153Updated last year
- ☆331Updated 2 years ago
- https://caravel-user-project.readthedocs.io☆202Updated 4 months ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆447Updated this week
- The Xyce™ Parallel Electronic Simulator☆66Updated 3 weeks ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆184Updated last month
- FOSS Flow For FPGA☆391Updated 5 months ago
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆402Updated 2 years ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆519Updated this week
- SystemVerilog to Verilog conversion☆639Updated last month
- An abstraction library for interfacing EDA tools☆696Updated last week
- Fabric generator and CAD tools.☆187Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆395Updated last week
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆119Updated last month
- ☆111Updated 2 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆159Updated 3 weeks ago
- ☆150Updated 3 years ago
- Course material for a basic hands-on analog circuit design course with IC emphasis☆123Updated last week
- ☆303Updated 3 months ago
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆242Updated this week
- An innovative Verilog-A compiler☆155Updated 10 months ago
- An open-source static random access memory (SRAM) compiler.☆911Updated 2 months ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆625Updated 2 months ago