StefanSchippers / xschemLinks
A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy and parametric designs, to maximize circuit reuse.
☆382Updated this week
Alternatives and similar repositories for xschem
Users that are interested in xschem are comparing it to the libraries listed below
Sorting:
- Magic VLSI Layout Tool☆543Updated last week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆330Updated last week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆280Updated 2 weeks ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆543Updated 2 weeks ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆292Updated 3 months ago
- The Xyce™ Parallel Electronic Simulator☆61Updated 3 weeks ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆504Updated this week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆212Updated 7 months ago
- ☆323Updated 2 years ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆330Updated 3 months ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆180Updated 3 weeks ago
- FOSS Flow For FPGA☆389Updated 5 months ago
- Course material for a basic hands-on analog circuit design course with IC emphasis☆117Updated last month
- https://caravel-user-project.readthedocs.io☆201Updated 3 months ago
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆151Updated last year
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆399Updated 2 years ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆432Updated this week
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆156Updated this week
- ☆299Updated 2 months ago
- ☆166Updated 11 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆393Updated this week
- ☆111Updated 2 years ago
- Learning to do things with the Skywater 130nm process☆81Updated 4 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆288Updated last week
- Fabric generator and CAD tools.☆185Updated last week
- ☆146Updated 3 years ago
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆243Updated last month
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆117Updated 2 weeks ago
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆219Updated 3 weeks ago