StefanSchippers / xschem
A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy and parametric designs, to maximize circuit reuse.
☆375Updated this week
Alternatives and similar repositories for xschem:
Users that are interested in xschem are comparing it to the libraries listed below
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆317Updated last week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆270Updated last week
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆517Updated last week
- Magic VLSI Layout Tool☆529Updated last week
- The Xyce™ Parallel Electronic Simulator☆48Updated last week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆280Updated last month
- FOSS Flow For FPGA☆384Updated 3 months ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆207Updated 5 months ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆465Updated this week
- https://caravel-user-project.readthedocs.io☆197Updated last month
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆391Updated last year
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆322Updated last month
- Learning to do things with the Skywater 130nm process☆78Updated 4 years ago
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆149Updated 10 months ago
- SystemVerilog to Verilog conversion☆615Updated 2 weeks ago
- ☆319Updated 2 years ago
- Example designs showing different ways to use F4PGA toolchains.☆275Updated last year
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆336Updated this week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆281Updated last week
- ☆110Updated last year
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆443Updated last week
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆408Updated this week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆608Updated 2 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆388Updated this week
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆115Updated last week
- Test suite designed to check compliance with the SystemVerilog standard.☆313Updated this week
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆237Updated 3 weeks ago
- An abstraction library for interfacing EDA tools☆681Updated 2 weeks ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆152Updated 2 weeks ago
- An open-source static random access memory (SRAM) compiler.☆891Updated 3 weeks ago