StefanSchippers / xschemLinks
A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy and parametric designs, to maximize circuit reuse.
☆393Updated last week
Alternatives and similar repositories for xschem
Users that are interested in xschem are comparing it to the libraries listed below
Sorting:
- Magic VLSI Layout Tool☆549Updated 3 weeks ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆337Updated 3 weeks ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆283Updated 2 weeks ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆572Updated this week
- The Xyce™ Parallel Electronic Simulator☆68Updated last month
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆578Updated last week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆301Updated 4 months ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆216Updated 8 months ago
- ☆333Updated 2 years ago
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆402Updated 2 years ago
- Learning to do things with the Skywater 130nm process☆85Updated 4 years ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆338Updated 4 months ago
- Course material for a basic hands-on analog circuit design course with IC emphasis☆128Updated 2 weeks ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆161Updated last month
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆152Updated last year
- FOSS Flow For FPGA☆394Updated 6 months ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆186Updated 2 months ago
- https://caravel-user-project.readthedocs.io☆206Updated 4 months ago
- GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …☆225Updated 10 months ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆120Updated last month
- Book repository "Analysis and Design of Elementary MOS Amplifier Stages"☆358Updated 10 months ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆455Updated this week
- Fabric generator and CAD tools.☆190Updated this week
- ☆112Updated 2 years ago
- ☆170Updated last year
- Standard Cell Library based Memory Compiler using FF/Latch cells☆151Updated last week
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆150Updated last month
- An open-source static random access memory (SRAM) compiler.☆920Updated 2 weeks ago
- ☆79Updated 2 years ago
- An innovative Verilog-A compiler☆159Updated 10 months ago