StefanSchippers / xschemLinks
A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy and parametric designs, to maximize circuit reuse.
☆418Updated this week
Alternatives and similar repositories for xschem
Users that are interested in xschem are comparing it to the libraries listed below
Sorting:
- Magic VLSI Layout Tool☆581Updated last week
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆634Updated last week
- The Xyce™ Parallel Electronic Simulator☆100Updated 3 weeks ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆370Updated last week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆298Updated 3 weeks ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆319Updated 8 months ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆221Updated last year
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆697Updated last week
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆436Updated 2 years ago
- ☆359Updated 2 years ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆363Updated 8 months ago
- Course material for a basic hands-on analog circuit design course with IC emphasis☆161Updated 2 weeks ago
- FOSS Flow For FPGA☆413Updated 10 months ago
- https://caravel-user-project.readthedocs.io☆223Updated 8 months ago
- GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …☆236Updated last year
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆160Updated last year
- Book repository "Analysis and Design of Elementary MOS Amplifier Stages"☆366Updated 3 months ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆195Updated this week
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆518Updated this week
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆168Updated 3 months ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆412Updated last month
- A list of resources related to the open-source FPGA projects☆431Updated 2 years ago
- Learning to do things with the Skywater 130nm process☆86Updated 5 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆296Updated last week
- An innovative Verilog-A compiler☆172Updated last year
- ☆190Updated last year
- ☆121Updated 2 years ago
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆666Updated last month
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆125Updated last week