StefanSchippers / xschem
A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy and parametric designs, to maximize circuit reuse.
☆366Updated this week
Alternatives and similar repositories for xschem:
Users that are interested in xschem are comparing it to the libraries listed below
- Magic VLSI Layout Tool☆521Updated last month
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆312Updated last month
- Fully Open Source FASOC generators built on top of open-source EDA tools☆264Updated last month
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆490Updated this week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆276Updated 3 weeks ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆320Updated 3 weeks ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆444Updated this week
- FOSS Flow For FPGA☆376Updated 2 months ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆205Updated 4 months ago
- ☆314Updated last year
- The Xyce™ Parallel Electronic Simulator☆36Updated 2 weeks ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆390Updated this week
- A huge VHDL library for FPGA development☆380Updated this week
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆150Updated 3 months ago
- Learning to do things with the Skywater 130nm process☆76Updated 4 years ago
- https://caravel-user-project.readthedocs.io☆193Updated 3 weeks ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆389Updated last month
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆280Updated last week
- OpenSTA engine☆441Updated this week
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆175Updated last week
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆147Updated 9 months ago
- Example designs showing different ways to use F4PGA toolchains.☆272Updated 11 months ago
- SystemVerilog to Verilog conversion☆604Updated this week
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆387Updated last year
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆731Updated this week
- An innovative Verilog-A compiler☆143Updated 7 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆212Updated this week
- OpenROAD users should look at this repository first for instructions on getting started☆102Updated 3 years ago
- ☆109Updated last year
- A list of resources related to the open-source FPGA projects☆401Updated 2 years ago