StefanSchippers / xschem
A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy and parametric designs, to maximize circuit reuse.
☆334Updated this week
Related projects ⓘ
Alternatives and complementary repositories for xschem
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆291Updated 2 weeks ago
- Magic VLSI Layout Tool☆495Updated this week
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆334Updated this week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆241Updated 3 weeks ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆410Updated this week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆209Updated this week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆194Updated 3 weeks ago
- The Xyce™ Parallel Electronic Simulator☆9Updated 3 weeks ago
- Caravel is a standard SoC harness with on chip resources to control and read/write operations from a user-dedicated space.☆295Updated 2 weeks ago
- FOSS Flow For FPGA☆361Updated last month
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆141Updated 5 months ago
- Example designs showing different ways to use F4PGA toolchains.☆267Updated 7 months ago
- ☆295Updated last year
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆342Updated this week
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆372Updated last year
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆273Updated this week
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆132Updated this week
- https://caravel-user-project.readthedocs.io☆184Updated last week
- Learning to do things with the Skywater 130nm process☆72Updated 4 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆202Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆368Updated last week
- ☆107Updated last year
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆226Updated 2 weeks ago
- An abstraction library for interfacing EDA tools☆645Updated this week
- A huge VHDL library for FPGA development☆347Updated this week
- A list of resources related to the open-source FPGA projects☆387Updated last year
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆255Updated last week
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆109Updated last week
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆153Updated 2 weeks ago
- SystemVerilog to Verilog conversion☆564Updated 3 weeks ago