google / open-source-pdks
Index of the fully open source process design kits (PDKs) maintained by Google.
☆92Updated 2 years ago
Alternatives and similar repositories for open-source-pdks:
Users that are interested in open-source-pdks are comparing it to the libraries listed below
- ☆110Updated last year
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆48Updated 2 years ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆64Updated last month
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆61Updated last week
- ☆79Updated 2 years ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆80Updated 7 months ago
- ☆37Updated last month
- Raw data collected about the SKY130 process technology.☆54Updated last year
- Fully Open Source FASOC generators built on top of open-source EDA tools☆267Updated last week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆144Updated 9 months ago
- https://caravel-user-project.readthedocs.io☆194Updated last month
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆313Updated 2 months ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆59Updated this week
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆56Updated 2 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆175Updated last week
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆149Updated 10 months ago
- ☆139Updated 3 years ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆19Updated 3 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆166Updated 5 years ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆134Updated 3 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆150Updated 4 months ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆100Updated 2 months ago
- ☆45Updated last month
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆319Updated last month
- ☆76Updated 2 months ago
- Circuit Automatic Characterization Engine☆47Updated last month
- FPGA tool performance profiling☆102Updated last year