hpcn-uam / efficient_checksum-offload-engineLinks
Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream interface.
☆18Updated 6 years ago
Alternatives and similar repositories for efficient_checksum-offload-engine
Users that are interested in efficient_checksum-offload-engine are comparing it to the libraries listed below
Sorting:
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- Open source FPGA-based NIC and platform for in-network compute☆66Updated 2 months ago
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆25Updated 3 years ago
- Verilog Content Addressable Memory Module☆114Updated 3 years ago
- Distributed Accelerator OS☆64Updated 3 years ago
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆22Updated 2 years ago
- Verilog network module. Models network traffic from pcap to AXI-Stream☆23Updated 4 years ago
- Python interface to PCIE☆40Updated 7 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- Virtio implementation in SystemVerilog☆47Updated 7 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆49Updated 4 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆49Updated 2 months ago
- Open FPGA Modules☆24Updated last year
- ☆28Updated 3 years ago
- An open-source Ternary Content Addressable Memory (TCAM) compiler.☆29Updated last year
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆14Updated 6 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Updated 9 years ago
- Generic AXI master stub☆19Updated 11 years ago
- ☆24Updated 3 weeks ago
- ☆15Updated 3 years ago
- FPU Generator☆20Updated 4 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆31Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- Ethernet switch implementation written in Verilog☆54Updated 2 years ago