hpcn-uam / efficient_checksum-offload-engineLinks
Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream interface.
☆18Updated 5 years ago
Alternatives and similar repositories for efficient_checksum-offload-engine
Users that are interested in efficient_checksum-offload-engine are comparing it to the libraries listed below
Sorting:
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- Open source FPGA-based NIC and platform for in-network compute☆67Updated 9 months ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆26Updated 3 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- ☆27Updated 3 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- ☆16Updated 3 years ago
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆17Updated 5 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆30Updated 9 years ago
- LIS Network-on-Chip Implementation☆31Updated 8 years ago
- Distributed Accelerator OS☆63Updated 3 years ago
- corundum work on vu13p☆19Updated last year
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆14Updated 6 years ago
- Verilog network module. Models network traffic from pcap to AXI-Stream☆23Updated 4 years ago
- Verilog Content Addressable Memory Module☆108Updated 3 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆30Updated last year
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆21Updated 2 years ago
- Open-Channel Open-Way Flash Controller☆17Updated 3 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆19Updated 3 years ago
- Python interface to PCIE☆40Updated 7 years ago
- RISC-V soft-core PEs for TaPaSCo☆22Updated last year
- Virtio implementation in SystemVerilog☆47Updated 7 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆35Updated 8 months ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- Open FPGA Modules☆24Updated 10 months ago
- Verilog PCI express components☆23Updated 2 years ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆49Updated 3 weeks ago