Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream interface.
☆19Aug 28, 2019Updated 7 years ago
Alternatives and similar repositories for efficient_checksum-offload-engine
Users that are interested in efficient_checksum-offload-engine are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 9 years ago
- ☆12Apr 20, 2024Updated 2 years ago
- All switching software as well as control software for a physically and emulated capable network coding switch. FPGA Acceleration added .…☆10Nov 19, 2019Updated 6 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆35Sep 17, 2019Updated 7 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- TCP Offload Engine☆79Nov 18, 2017Updated 8 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆243Apr 23, 2024Updated 2 years ago
- This repo contains the Limago code☆99May 8, 2025Updated last year
- OPAE porting to Xilinx FPGA devices.☆40Aug 5, 2020Updated 6 years ago
- Verilog network module. Models network traffic from pcap to AXI-Stream☆24Apr 24, 2021Updated 5 years ago
- FPU Generator☆21Updated this week
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆19Oct 23, 2019Updated 7 years ago
- ☆35Jan 21, 2021Updated 5 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆79Jan 29, 2017Updated 9 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine bou…☆41Aug 30, 2022Updated 4 years ago
- FPGA Low latency 10GBASE-R PCS☆13May 23, 2023Updated 3 years ago
- OSVVM Ethernet Library☆10Oct 9, 2026Updated 3 weeks ago
- SystemVerilog implementation of a Dynamically Weighted Round Robin arbiter☆14Mar 21, 2017Updated 9 years ago
- DES cracking machine on FPGA☆19Jul 7, 2019Updated 7 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 10 years ago
- ☆29Updated this week
- ☆10Jan 15, 2023Updated 3 years ago
- TCP/IP and UDP/IP protocol stack off-loading☆19Aug 9, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆138Sep 11, 2021Updated 5 years ago
- Python interface to PCIE☆41Apr 30, 2018Updated 8 years ago
- OSVVM UART Verification Components. Uart Transmitter with error injection for parity, stop, and break errors. UART Receiver verificati…☆16Oct 4, 2026Updated 3 weeks ago
- Small API for visual tracking for testing different tracking techniques. Based on OpenCV 3.0☆10Feb 5, 2014Updated 12 years ago
- Real Digital Vivado IP Library☆10Nov 13, 2022Updated 3 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆86Jan 3, 2025Updated last year
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆39Jun 10, 2026Updated 4 months ago
- Verilog implementation of the SHA-1 cryptgraphic hash function☆57Apr 3, 2025Updated last year
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Jan 8, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Library for reading Xilinx .bit bitstream file headers with metadata extraction☆14Apr 7, 2026Updated 6 months ago
- RIFFA (Reusable Integration Framework for FPGA Accelerators) is a framework developed in University of California, San Diego. This projec…☆14Jul 16, 2015Updated 11 years ago
- 基于易灵思Ti60F225开发板和MT9M001双目摄像头，使用Verilog语言完成的双目拼接项目。摄像头输入图像数据后，在使用FAST计算图像特征点的同时，构建滑动窗口计算图像各个像素点的BRIEF描述符，完成后根据BRIEF描述符对两幅图像上的特征点进行暴力匹配，最后…☆24Apr 16, 2025Updated last year
- Networking Template Library for Vivado HLS☆30Jul 12, 2020Updated 6 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- a collection of open sourced VHDL for cryptography☆12Aug 10, 2018Updated 8 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 7 months ago