hpcn-uam / efficient_checksum-offload-engineLinks
Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream interface.
☆18Updated 6 years ago
Alternatives and similar repositories for efficient_checksum-offload-engine
Users that are interested in efficient_checksum-offload-engine are comparing it to the libraries listed below
Sorting:
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- Open source FPGA-based NIC and platform for in-network compute☆66Updated last month
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- Distributed Accelerator OS☆63Updated 3 years ago
- Verilog network module. Models network traffic from pcap to AXI-Stream☆23Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆26Updated 3 years ago
- Verilog Content Addressable Memory Module☆113Updated 3 years ago
- ☆16Updated 3 years ago
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- FPU Generator☆20Updated 4 years ago
- ☆27Updated 3 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆30Updated last year
- Python interface to PCIE☆40Updated 7 years ago
- RISC-V soft-core PEs for TaPaSCo☆22Updated last year
- ☆36Updated 3 years ago
- Virtio implementation in SystemVerilog☆47Updated 7 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 7 months ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆14Updated 6 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆45Updated 2 years ago
- Generic AXI master stub☆19Updated 11 years ago
- ☆24Updated this week
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 8 months ago
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆17Updated 5 years ago
- ☆36Updated 5 years ago
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆16Updated last year