Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream interface.
☆18Aug 28, 2019Updated 6 years ago
Alternatives and similar repositories for efficient_checksum-offload-engine
Users that are interested in efficient_checksum-offload-engine are comparing it to the libraries listed below
Sorting:
- ☆36Jan 21, 2021Updated 5 years ago
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆18Oct 23, 2019Updated 6 years ago
- This repo contains the Limago code☆92May 8, 2025Updated 9 months ago
- OPAE porting to Xilinx FPGA devices.☆39Aug 5, 2020Updated 5 years ago
- Repository containing the DSP gateware cores☆14Feb 6, 2026Updated 3 weeks ago
- All switching software as well as control software for a physically and emulated capable network coding switch. FPGA Acceleration added .…☆10Nov 19, 2019Updated 6 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 8 years ago
- OSVVM UART Verification Components. Uart Transmitter with error injection for parity, stop, and break errors. UART Receiver verificati…☆13Feb 24, 2026Updated last week
- Networking Template Library for Vivado HLS☆28Jul 12, 2020Updated 5 years ago
- IP prototyping in FPGA hardware☆18Aug 28, 2018Updated 7 years ago
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Aug 16, 2021Updated 4 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 6 years ago
- HDL Obfuscator☆12May 13, 2021Updated 4 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆229Apr 23, 2024Updated last year
- Xilinx Bitstream Format Library. Easily read .bit files from C programs.☆14Nov 16, 2015Updated 10 years ago
- An infrastructure for inline acceleration of network applications☆30Oct 25, 2021Updated 4 years ago
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated 2 months ago
- Distributed Accelerator OS☆64Apr 6, 2022Updated 3 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆136Sep 11, 2021Updated 4 years ago
- Python interface to PCIE☆40Apr 30, 2018Updated 7 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆72Jan 3, 2025Updated last year
- DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine bou…☆40Aug 30, 2022Updated 3 years ago
- ☆21Dec 9, 2018Updated 7 years ago
- Testbenches for HDL projects☆22Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆18Feb 25, 2026Updated last week
- Network components (NIC, Switch) for FireBox☆19Oct 27, 2024Updated last year
- DaCH: dataflow cache for high-level synthesis.☆20Jul 27, 2023Updated 2 years ago
- Cadence PCB and SCH Library and some tools☆14Jan 9, 2015Updated 11 years ago
- Verilator open-source SystemVerilog simulator and lint system☆22Updated this week
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆81Mar 6, 2019Updated 6 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆40Feb 4, 2024Updated 2 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Jan 8, 2021Updated 5 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆23Mar 27, 2025Updated 11 months ago
- ☆26Feb 25, 2026Updated last week