Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream interface.
☆18Aug 28, 2019Updated 6 years ago
Alternatives and similar repositories for efficient_checksum-offload-engine
Users that are interested in efficient_checksum-offload-engine are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 8 years ago
- All switching software as well as control software for a physically and emulated capable network coding switch. FPGA Acceleration added .…☆10Nov 19, 2019Updated 6 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆230Apr 23, 2024Updated last year
- This repo contains the Limago code☆93May 8, 2025Updated 11 months ago
- OPAE porting to Xilinx FPGA devices.☆39Aug 5, 2020Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆36Jan 21, 2021Updated 5 years ago
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆18Oct 23, 2019Updated 6 years ago
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆74Jan 3, 2025Updated last year
- Gigabit MAC + UDP/TCP/IP offload Engine☆35Sep 17, 2019Updated 6 years ago
- TCP Offload Engine☆78Nov 18, 2017Updated 8 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆137Sep 11, 2021Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- DES cracking machine on FPGA☆19Jul 7, 2019Updated 6 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated last month
- TCP/IP and UDP/IP protocol stack off-loading☆19Aug 9, 2020Updated 5 years ago
- FPGA Based GPS Synchronized Clock☆10May 7, 2021Updated 4 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆40Feb 4, 2024Updated 2 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- Networking Template Library for Vivado HLS☆29Jul 12, 2020Updated 5 years ago
- Library for reading Xilinx .bit bitstream file headers with metadata extraction☆14Apr 7, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- IP prototyping in FPGA hardware☆18Aug 28, 2018Updated 7 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Jan 8, 2021Updated 5 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆204Updated this week
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆81Mar 6, 2019Updated 7 years ago
- An infrastructure for inline acceleration of network applications☆30Oct 25, 2021Updated 4 years ago
- HDL Obfuscator☆12May 13, 2021Updated 4 years ago
- Verilog network module. Models network traffic from pcap to AXI-Stream☆24Apr 24, 2021Updated 4 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆49Aug 31, 2017Updated 8 years ago
- Verilator open-source SystemVerilog simulator and lint system☆23Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆74Jan 29, 2017Updated 9 years ago
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Aug 16, 2021Updated 4 years ago
- Distributed Accelerator OS☆66Apr 6, 2022Updated 4 years ago
- Testbenches for HDL projects☆23Updated this week
- ☆31Oct 2, 2023Updated 2 years ago
- ☆21Dec 9, 2018Updated 7 years ago
- Demonstration of a video processing design for the Digilent Zybo, using Web Camera for input and VGA interface for output.☆26Aug 28, 2016Updated 9 years ago