Xilinx / RecoNIC
RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.
☆104Updated last month
Related projects ⓘ
Alternatives and complementary repositories for RecoNIC
- AMD OpenNIC Shell includes the HDL source files☆99Updated 5 months ago
- AMD OpenNIC driver includes the Linux kernel driver☆55Updated 8 months ago
- ☆47Updated 4 months ago
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs☆120Updated last year
- VNx: Vitis Network Examples☆137Updated 3 months ago
- Framework for FPGA-accelerated Middlebox Development☆42Updated last year
- ☆31Updated last month
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆101Updated last year
- Framework providing operating system abstractions and a range of shared networking (RDMA, TCP/IP) and memory services to common modern he…☆222Updated this week
- Distributed Accelerator OS☆60Updated 2 years ago
- ☆55Updated 4 months ago
- This repo contains the Limago code☆78Updated 2 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆34Updated 3 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆96Updated last year
- AMD OpenNIC Project Overview☆228Updated last year
- Modifications to GEM5 for running kernel bypass networking. (DPDK)☆15Updated last year
- ☆30Updated 8 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆122Updated 3 years ago
- ☆22Updated 3 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆184Updated 7 months ago
- Open source FPGA-based NIC and platform for in-network compute☆180Updated 6 months ago
- RoCE v2 hardware and software implementation☆127Updated last month
- ESnet SmartNIC hardware design repository.☆41Updated this week
- ☆43Updated 2 years ago
- For publishing the source for UG1352 "Get Moving with Alveo"☆47Updated 4 years ago
- DPDK Drivers for AMD OpenNIC☆18Updated last year
- An Agile Chisel-Based SoC Design Framework☆26Updated 2 years ago
- ☆10Updated 5 months ago
- ☆12Updated last year
- Ethernet switch implementation written in Verilog☆40Updated last year