RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.
☆163Mar 20, 2025Updated 11 months ago
Alternatives and similar repositories for RecoNIC
Users that are interested in RecoNIC are comparing it to the libraries listed below
Sorting:
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆326Updated this week
- AMD OpenNIC Shell includes the HDL source files☆136Jan 2, 2025Updated last year
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆140Aug 17, 2023Updated 2 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆105Feb 22, 2023Updated 3 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆72Jan 3, 2025Updated last year
- RoCE v2 hardware and software implementation☆183Sep 26, 2024Updated last year
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆13Dec 9, 2024Updated last year
- Ensō is a high-performance streaming interface for NIC-application communication.☆77Sep 4, 2025Updated 5 months ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆63Aug 11, 2024Updated last year
- A Programmable Hardware Architecture for Network Transport Logic☆36Oct 26, 2021Updated 4 years ago
- corundum work on vu13p☆23Nov 10, 2023Updated 2 years ago
- ESnet SmartNIC hardware design repository.☆61Updated this week
- HW/SW co-designed end-host RPC stack☆20Oct 28, 2021Updated 4 years ago
- AMD OpenNIC Project Overview☆305Dec 20, 2022Updated 3 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆102Jun 30, 2025Updated 8 months ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆897Feb 8, 2026Updated 3 weeks ago
- A curated list of awesome smartnic tutorials, papers and projects.☆291Oct 27, 2025Updated 4 months ago
- ☆84Aug 25, 2025Updated 6 months ago
- Open source FPGA-based NIC and platform for in-network compute☆2,214Jul 5, 2024Updated last year
- ☆15Apr 18, 2023Updated 2 years ago
- Framework for FPGA-accelerated Middlebox Development☆49Feb 18, 2023Updated 3 years ago
- ESnet general-purpose FPGA design library.☆14Feb 18, 2026Updated last week
- ☆18Nov 1, 2021Updated 4 years ago
- ☆57Jul 11, 2024Updated last year
- Overcoming the IOTLB Wall for Multi-100-Gbps Linux-based Networking☆24May 16, 2023Updated 2 years ago
- A full-system, cycle-level simulator based on gem5 that provides complete support for all three CXL sub-protocols and all three types of …☆130Jan 12, 2026Updated last month
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆229Apr 23, 2024Updated last year
- Artifacts for the "BBQ: A Fast and Scalable Integer Priority Queue for Hardware Packet Scheduling" paper that appears in NSDI '24.☆21Apr 23, 2024Updated last year
- VNx: Vitis Network Examples☆157Aug 25, 2025Updated 6 months ago
- RoCEv2 hardware implementation in Bluespec SystemVerilog☆36Updated this week
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆125May 3, 2025Updated 10 months ago
- Clio, ASPLOS'22.☆79Feb 8, 2022Updated 4 years ago
- OPAE porting to Xilinx FPGA devices.☆39Aug 5, 2020Updated 5 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆27Apr 11, 2022Updated 3 years ago
- An Agile Chisel-Based SoC Design Framework☆26Dec 29, 2021Updated 4 years ago
- All switching software as well as control software for a physically and emulated capable network coding switch. FPGA Acceleration added .…☆10Nov 19, 2019Updated 6 years ago
- An EDM-enabled PHY + a rack-level network simulator☆14Dec 11, 2024Updated last year
- ☆12Jul 28, 2022Updated 3 years ago