Xilinx / RecoNICLinks
RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.
☆146Updated 6 months ago
Alternatives and similar repositories for RecoNIC
Users that are interested in RecoNIC are comparing it to the libraries listed below
Sorting:
- Framework for FPGA-accelerated Middlebox Development☆46Updated 2 years ago
- AMD OpenNIC Shell includes the HDL source files☆127Updated 9 months ago
- AMD OpenNIC driver includes the Linux kernel driver☆69Updated 9 months ago
- ☆72Updated last month
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆104Updated 2 years ago
- ☆53Updated last year
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆132Updated 2 years ago
- VNx: Vitis Network Examples☆154Updated last month
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆291Updated this week
- AMD OpenNIC Project Overview☆284Updated 2 years ago
- This repo contains the Limago code☆87Updated 4 months ago
- ☆68Updated 7 months ago
- Distributed Accelerator OS☆63Updated 3 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆117Updated 3 months ago
- ☆26Updated 4 years ago
- ☆51Updated 3 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆219Updated last year
- A Programmable Hardware Architecture for Network Transport Logic☆35Updated 3 years ago
- DPDK Drivers for AMD OpenNIC☆27Updated 2 years ago
- ESnet SmartNIC hardware design repository.☆58Updated last week
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆38Updated 6 years ago
- For publishing the source for UG1352 "Get Moving with Alveo"☆50Updated 5 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆132Updated 4 years ago
- Open source FPGA-based NIC and platform for in-network compute☆198Updated last year
- Orignal code/dev history for Menshen paper (NSDI 2022), see https://github.com/multitenancy-project/menshen for official version.☆28Updated 3 years ago
- ☆34Updated 9 years ago
- Ethernet switch implementation written in Verilog☆54Updated 2 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆26Updated 3 years ago
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆22Updated 2 years ago
- RoCE v2 hardware and software implementation☆164Updated last year