☆78Feb 5, 2022Updated 4 years ago
Alternatives and similar repositories for eth_vlg
Users that are interested in eth_vlg are comparing it to the libraries listed below
Sorting:
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆81Mar 6, 2019Updated 6 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆34Jan 2, 2024Updated 2 years ago
- ☆89May 4, 2017Updated 8 years ago
- ☆13May 5, 2023Updated 2 years ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆16Feb 17, 2026Updated 2 weeks ago
- 100 Gbps TCP/IP stack for Vitis shells☆229Apr 23, 2024Updated last year
- Formal Verification of RISC V IM Processor☆10Mar 27, 2022Updated 3 years ago
- ☆16Apr 21, 2022Updated 3 years ago
- HDL code for a complex multiplier with AXI stream Interface☆14Apr 6, 2023Updated 2 years ago
- SystemVerilog extension for Visual Studio Code☆13Dec 18, 2018Updated 7 years ago
- Direct Access Memory for MPSoC☆13Updated this week
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆28Mar 9, 2023Updated 2 years ago
- A Voila-Jones face detector hardware implementation☆33Nov 29, 2018Updated 7 years ago
- Computational Storage Device based on the open source project OpenSSD.☆30Oct 25, 2020Updated 5 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago
- High-performance FPGA-based JPEG codec accelerator☆13Dec 1, 2018Updated 7 years ago
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆20Dec 11, 2023Updated 2 years ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆33Nov 23, 2020Updated 5 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- Verilog Ethernet components for FPGA implementation☆2,865Feb 27, 2025Updated last year
- 10G Low Latency Ethernet☆98Jul 15, 2023Updated 2 years ago
- A small Neural Network Processor for Edge devices.☆16Nov 22, 2022Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆70Dec 17, 2025Updated 2 months ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆26Mar 13, 2025Updated 11 months ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Jan 17, 2026Updated last month
- Simple example for running code on VPU from Linux☆21Mar 3, 2024Updated 2 years ago
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆46Nov 24, 2014Updated 11 years ago
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆286Nov 25, 2019Updated 6 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆72Jan 29, 2017Updated 9 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆899Updated this week
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 7 years ago
- Matrix Multiplication in Hardware☆16Jun 3, 2020Updated 5 years ago
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- This linter plugin for SublimeLinter provides an interface to iverilog (verilog compiler).☆13Apr 16, 2024Updated last year
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Sep 16, 2019Updated 6 years ago
- Collection of IPs based on AMBA (AHB, APB, AXI) protocols☆19Feb 1, 2017Updated 9 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆19Dec 8, 2017Updated 8 years ago
- Template project for LiteX-based SoCs☆22Jan 8, 2026Updated last month
- A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark☆50Jul 10, 2021Updated 4 years ago