☆80Feb 5, 2022Updated 4 years ago
Alternatives and similar repositories for eth_vlg
Users that are interested in eth_vlg are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆37Jan 2, 2024Updated 2 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆233Apr 23, 2024Updated 2 years ago
- SystemVerilog extension for Visual Studio Code☆14Dec 18, 2018Updated 7 years ago
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆22Dec 11, 2023Updated 2 years ago
- Verilog Ethernet components for FPGA implementation☆25Jun 26, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆34Nov 23, 2020Updated 5 years ago
- ☆89May 4, 2017Updated 9 years ago
- Class projects for High-Frequency Trading Technologies at the University of Notre Dame☆37May 11, 2026Updated last week
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆46Nov 24, 2014Updated 11 years ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆32Mar 9, 2023Updated 3 years ago
- Verilog Ethernet components for FPGA implementation☆2,965Feb 27, 2025Updated last year
- A Voila-Jones face detector hardware implementation☆33Nov 29, 2018Updated 7 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆922Apr 15, 2026Updated last month
- ☆12Mar 27, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆74Dec 17, 2025Updated 5 months ago
- Direct Access Memory for MPSoC☆13Updated this week
- PNG encoder, implemented in VHDL☆23Mar 30, 2024Updated 2 years ago
- A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark☆50Jul 10, 2021Updated 4 years ago
- HDL code for a complex multiplier with AXI stream Interface☆13Apr 6, 2023Updated 3 years ago
- NeTV2 SoC based on LiteX☆17Jul 17, 2018Updated 7 years ago
- Generic AXI interconnect fabric☆13Jul 17, 2014Updated 11 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Updated this week
- This linter plugin for SublimeLinter provides an interface to iverilog (verilog compiler).☆13Apr 16, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 10G Low Latency Ethernet☆106Jul 15, 2023Updated 2 years ago
- Computational Storage Device based on the open source project OpenSSD.☆32Oct 25, 2020Updated 5 years ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆768May 12, 2026Updated last week
- High-performance FPGA-based JPEG codec accelerator☆13Dec 1, 2018Updated 7 years ago
- ☆16Apr 21, 2022Updated 4 years ago
- ☆13Jun 27, 2014Updated 11 years ago
- Vivado design for basic NeTV2 FPGA with chroma-based overlay☆20Dec 24, 2016Updated 9 years ago
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 8 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Open source FPGA-based NIC and platform for in-network compute☆2,329Jul 5, 2024Updated last year
- FPGA raycaster engine written in verilog☆13Apr 19, 2019Updated 7 years ago
- SystemVerilog/Verilog support for vscode using Ctags☆38Sep 19, 2025Updated 8 months ago
- ☆13May 5, 2023Updated 3 years ago
- Ethernet interface modules for Cocotb☆78Sep 8, 2025Updated 8 months ago
- 10G Ethernet MAC implementation☆23Jul 13, 2020Updated 5 years ago
- ☆15Mar 28, 2026Updated last month