hypernyan / eth_vlgLinks
☆72Updated 3 years ago
Alternatives and similar repositories for eth_vlg
Users that are interested in eth_vlg are comparing it to the libraries listed below
Sorting:
- UART -> AXI Bridge☆63Updated 4 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆36Updated last year
- Fully parametrizable combinatorial parallel LFSR/CRC module☆154Updated 5 months ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- Ethernet interface modules for Cocotb☆69Updated last year
- Open-source high performance AXI4-based HyperRAM memory controller☆76Updated 2 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- 10G Low Latency Ethernet☆59Updated 2 years ago
- Verilog wishbone components☆117Updated last year
- Control and status register code generator toolchain☆143Updated 2 weeks ago
- Control and Status Register map generator for HDL projects☆122Updated 3 months ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆30Updated 2 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆76Updated 6 years ago
- UART models for cocotb☆29Updated 2 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆75Updated last month
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆87Updated 2 years ago
- A simple DDR3 memory controller☆59Updated 2 years ago
- I2C models for cocotb☆35Updated 5 months ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆69Updated 4 years ago
- Ethernet 10GE MAC☆45Updated 11 years ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆17Updated last year
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆95Updated 5 years ago
- Verilog UART☆178Updated 12 years ago
- Examples and reference for System Verilog Assertions☆87Updated 8 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year