hypernyan / eth_vlgLinks
☆74Updated 3 years ago
Alternatives and similar repositories for eth_vlg
Users that are interested in eth_vlg are comparing it to the libraries listed below
Sorting:
- UART -> AXI Bridge☆63Updated 4 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆40Updated last month
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 8 months ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- Control and Status Register map generator for HDL projects☆127Updated 5 months ago
- Ethernet interface modules for Cocotb☆71Updated last month
- Control and status register code generator toolchain☆150Updated 2 weeks ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆46Updated 9 years ago
- UART models for cocotb☆31Updated last month
- Verilog wishbone components☆119Updated last year
- I2C models for cocotb☆38Updated last month
- A simple DDR3 memory controller☆60Updated 2 years ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆76Updated 6 years ago
- 10G Low Latency Ethernet☆85Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- Verilog digital signal processing components☆157Updated 2 years ago
- Pre-packaged testbenching tools and reusable bus interfaces for cocotb☆68Updated this week
- Ethernet 10GE MAC☆46Updated 11 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆29Updated 2 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆90Updated 2 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- ☆26Updated 2 years ago