lewiz-support / LMAC_CORE3Links
Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps
☆44Updated 2 years ago
Alternatives and similar repositories for LMAC_CORE3
Users that are interested in LMAC_CORE3 are comparing it to the libraries listed below
Sorting:
- ☆76Updated 3 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆66Updated 4 months ago
- Verilog Ethernet Switch (layer 2)☆46Updated last year
- NVMe Controller featuring Hardware Acceleration☆93Updated 4 years ago
- Verilog Content Addressable Memory Module☆110Updated 3 years ago
- understanding of cocotb (In Chinese Only)☆17Updated 3 months ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- Implementation of the PCIe physical layer☆48Updated 2 months ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆136Updated last year
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 5 years ago
- PCI express simulation framework for Cocotb☆173Updated this week
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆65Updated last year
- 国产VU13P加速卡资料☆77Updated 5 months ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆58Updated 3 years ago
- Ethernet switch implementation written in Verilog☆54Updated 2 years ago
- AXI4 BFM in Verilog☆33Updated 8 years ago
- Ethernet 10GE MAC☆45Updated 11 years ago
- General Purpose AXI Direct Memory Access☆58Updated last year
- Open source FPGA-based NIC and platform for in-network compute☆67Updated 3 weeks ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆32Updated 5 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- DDR2 memory controller written in Verilog☆77Updated 13 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- Ethernet interface modules for Cocotb☆69Updated this week
- Interface Protocol in Verilog☆50Updated 6 years ago