Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps
☆45Apr 3, 2023Updated 3 years ago
Alternatives and similar repositories for LMAC_CORE3
Users that are interested in LMAC_CORE3 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 3 years ago
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆12Sep 22, 2020Updated 5 years ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆41Apr 3, 2023Updated 3 years ago
- ☆21Jul 28, 2021Updated 4 years ago
- ☆15Jun 7, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆26Mar 1, 2021Updated 5 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆230Apr 23, 2024Updated last year
- development interface mil-std-1553b for system on chip☆24Feb 2, 2018Updated 8 years ago
- ☆14Aug 1, 2023Updated 2 years ago
- Documents for ARM☆37May 8, 2025Updated 11 months ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆29Mar 9, 2023Updated 3 years ago
- Eagle design files of a two layer PCB for the ALTERA EP3C5E144 FPGA, including a FTDI USB2.0 controller, 2x 80 MSPS ADC, GPIO, JTAG, conf…☆13Apr 1, 2015Updated 11 years ago
- Initial 0.0.1 push☆13Jun 10, 2016Updated 9 years ago
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆26Jun 21, 2024Updated last year
- Ethernet switch implementation written in Verilog☆63Jun 13, 2023Updated 2 years ago
- Implementation of Lucas–Kanade optical flow in Matlab.☆10Aug 23, 2019Updated 6 years ago
- ☆16Dec 16, 2021Updated 4 years ago
- A sphinx extension that allows including wavedrom diagrams by using its text-based representation☆39Sep 3, 2024Updated last year
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆34Apr 9, 2026Updated last week
- An OpenFlow implementation for the NetFPGA-10G card☆19Feb 18, 2015Updated 11 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 10 months ago
- Distributed Accelerator OS☆66Apr 6, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Direct Access Memory for MPSoC☆13Updated this week
- Network Tap based on the ZedBoard and Ethernet FMC☆15Apr 9, 2026Updated last week
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆40Feb 4, 2024Updated 2 years ago
- Superscalar Out-of-Order NPU Design on FPGA☆13May 17, 2024Updated last year
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆19Jan 29, 2026Updated 2 months ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- The Go programming language☆15Aug 27, 2018Updated 7 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12Apr 9, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Материалы к статье "Препарируем Hyper V"☆14Nov 5, 2014Updated 11 years ago
- ☆13Feb 8, 2021Updated 5 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Jul 17, 2014Updated 11 years ago
- Video converter based on Lattice CrossLink-NX☆19Dec 11, 2025Updated 4 months ago
- AXI Stream UART (verilog)☆12Oct 3, 2019Updated 6 years ago
- ☆89May 4, 2017Updated 8 years ago
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Updated this week