lewiz-support / LMAC_CORE3
Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps
☆43Updated 2 years ago
Alternatives and similar repositories for LMAC_CORE3
Users that are interested in LMAC_CORE3 are comparing it to the libraries listed below
Sorting:
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- ☆59Updated 2 years ago
- Verilog Ethernet Switch (layer 2)☆43Updated last year
- Gigabit MAC + UDP/TCP/IP offload Engine☆31Updated 5 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Implementation of the PCIe physical layer☆39Updated 3 months ago
- Ethernet switch implementation written in Verilog☆47Updated last year
- UART -> AXI Bridge☆61Updated 3 years ago
- SDRAM controller with AXI4 interface☆92Updated 5 years ago
- General Purpose AXI Direct Memory Access☆49Updated last year
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆53Updated 3 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 4 years ago
- ☆25Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆81Updated 5 years ago
- AHB DMA 32 / 64 bits☆54Updated 10 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- PCIE 5.0 Graduation project (Verification Team)☆70Updated last year
- NVMe Controller featuring Hardware Acceleration☆87Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆66Updated 5 months ago
- understanding of cocotb (In Chinese Only)☆17Updated last year
- Open source FPGA-based NIC and platform for in-network compute☆62Updated 6 months ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- Must-have verilog systemverilog modules☆34Updated 3 years ago
- Xilinx AXI VIP example of use☆38Updated 4 years ago
- AXI4 and AXI4-Lite interface definitions☆92Updated 4 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆36Updated 8 years ago