lewiz-support/LMAC_CORE3 external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

lewiz-support/LMAC_CORE3

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/lewiz-support/LMAC_CORE3)

Close

lewiz-support / LMAC_CORE3View on GitHubMore

• External links
• Readme badge

Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps

☆48Apr 3, 2023Updated 3 years ago

Alternatives and similar repositories for LMAC_CORE3

Users that are interested in LMAC_CORE3 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• lewiz-support / LMAC_CORE1

  View on GitHub
  LMAC Core1 - Ethernet 1G/100M/10M
  ☆19Apr 3, 2023Updated 3 years ago
• adnanbaysal / TRNG-with-Ring-Oscillators-in-Verilog

  View on GitHub
  A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.
  ☆12Sep 22, 2020Updated 6 years ago
• FDU-ME-ARC / NVMeCHA

  View on GitHub
  ☆22Jul 28, 2021Updated 5 years ago
• lewiz-support / LMAC_CORE2

  View on GitHub
  LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G
  ☆42Apr 3, 2023Updated 3 years ago
• junganghu / NetFPGA-SUME-live

  View on GitHub
  ☆10Jul 29, 2018Updated 8 years ago
• Managed Database hosting by DigitalOcean • Ad
  PostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
• fpgasystems / Vitis_with_100Gbps_TCP-IP

  View on GitHub
  100 Gbps TCP/IP stack for Vitis shells
  ☆242Apr 23, 2024Updated 2 years ago
• DUNE / pl-nvme

  View on GitHub
  ☆36Aug 19, 2020Updated 6 years ago
• FeldmeierMichael / MIPI_CSI_2

  View on GitHub
  ☆15Aug 1, 2023Updated 3 years ago
• abarajithan11 / cocotb-example

  View on GitHub
  ☆16Jun 7, 2022Updated 4 years ago
• openrisc / doc

  View on GitHub
  Misc documentation and specifications
  ☆14Feb 26, 2022Updated 4 years ago
• SymbiFlow / sphinx-verilog-domain

  View on GitHub
  Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.
  ☆27Mar 1, 2021Updated 5 years ago
• Aperture-Electronic / Realtime-Bicubic-16X-SuperResolution-IP

  View on GitHub
  APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS
  ☆31Mar 9, 2023Updated 3 years ago
• tsnlab / npu

  View on GitHub
  ☆28Jun 21, 2024Updated 2 years ago
• digibird1 / FPGA_BOARD

  View on GitHub
  Eagle design files of a two layer PCB for the ALTERA EP3C5E144 FPGA, including a FTDI USB2.0 controller, 2x 80 MSPS ADC, GPIO, JTAG, conf…
  ☆13Apr 1, 2015Updated 11 years ago
• End-to-end encrypted email - Proton Mail • Ad
  Special offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
• GeezerGeek / PyVHDL

  View on GitHub
  Initial 0.0.1 push
  ☆13Jun 10, 2016Updated 10 years ago
• fpgasystems / groundhog

  View on GitHub
  Groundhog - Serial ATA Host Bus Adapter
  ☆24Jun 10, 2018Updated 8 years ago
• pbonazzi / eva

  View on GitHub
  [CVPR 2025] Eva is an event-based obstacle avoidance network running on the AMD Xilinx DPU FPGA.
  ☆16Nov 15, 2025Updated 10 months ago
• corundum / ethernet-switch

  View on GitHub
  Ethernet switch implementation written in Verilog
  ☆66Jun 13, 2023Updated 3 years ago
• dominic-meads / HDMI_FPGA

  View on GitHub
  HDMI with Verilog and an FPGA.
  ☆20Sep 12, 2023Updated 3 years ago
• bavovanachte / sphinx-wavedrom

  View on GitHub
  A sphinx extension that allows including wavedrom diagrams by using its text-based representation
  ☆40Sep 3, 2024Updated 2 years ago
• fpgadeveloper / ethernet-fmc-processorless

  View on GitHub
  Example designs for using Ethernet FMC without a processor (ie. state machine based)
  ☆35Oct 2, 2026Updated last week
• luinaudt / deparser

  View on GitHub
  ☆16Dec 16, 2021Updated 4 years ago
• pc2 / NetFPGA-10G-UPB-OpenFlow

  View on GitHub
  An OpenFlow implementation for the NetFPGA-10G card
  ☆20Feb 18, 2015Updated 11 years ago
• Managed Kubernetes at scale on DigitalOcean • Ad
  DigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
• ganeshgore / spydrnet-physical

  View on GitHub
  This is a SpyDrNet Plugin for a physical design related transformations
  ☆16Sep 22, 2026Updated 3 weeks ago
• fpgasystems / davos

  View on GitHub
  Distributed Accelerator OS
  ☆70Apr 6, 2022Updated 4 years ago
• chengzhag / inverted_pendulum

  View on GitHub
  校队控制组第一次训练——旋转倒立摆
  ☆13Jun 5, 2017Updated 9 years ago
• Gabriele-bot / 100G-verilog-RoCEv2-lite

  View on GitHub
  TX only RoCEv2. Super stripped down version of a RoCEv2 endpoint.
  ☆75Sep 30, 2026Updated 2 weeks ago
• fpgadeveloper / ethernet-fmc-network-tap

  View on GitHub
  Network Tap based on the ZedBoard and Ethernet FMC
  ☆16Oct 2, 2026Updated last week
• chipsalliance / OmnixtendEndpoint

  View on GitHub
  Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.
  ☆20Jan 29, 2026Updated 8 months ago
• nViol3t / SchedraNIC

  View on GitHub
  ☆17Apr 7, 2026Updated 6 months ago
• d953i / Custom_Part_Data_Files

  View on GitHub
  Xilinx PCIe to MIG DDR4 example designs and custom part data files
  ☆41Jun 10, 2026Updated 4 months ago
• PacoReinaCampo / MPSoC-DMA

  View on GitHub
  Direct Access Memory for MPSoC
  ☆13Aug 7, 2026Updated 2 months ago
• Proton VPN Special Offer - Get 70% off • Ad
  Special partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
• m-labs / microscope

  View on GitHub
  Finding the bacteria in rotting FPGA designs.
  ☆14Dec 28, 2020Updated 5 years ago
• fpgadeveloper / ethernet-fmc-max-throughput

  View on GitHub
  Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput
  ☆12Updated this week
• xakepru / x14.11-coding-hyperv

  View on GitHub
  Материалы к статье "Препарируем Hyper V"
  ☆13Nov 5, 2014Updated 11 years ago
• teslamotors / go

  View on GitHub
  The Go programming language
  ☆15Aug 27, 2018Updated 8 years ago
• hyf6661669 / ARM_documents

  View on GitHub
  Documents for ARM
  ☆46May 8, 2025Updated last year
• hyoukjun / microswitch-noc

  View on GitHub
  ☆29Oct 20, 2019Updated 6 years ago
• enjoy-digital / litesata_axiom

  View on GitHub
  ☆13Feb 8, 2021Updated 5 years ago