Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps
☆45Apr 3, 2023Updated 2 years ago
Alternatives and similar repositories for LMAC_CORE3
Users that are interested in LMAC_CORE3 are comparing it to the libraries listed below
Sorting:
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 2 years ago
- ☆21Jul 28, 2021Updated 4 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- development interface mil-std-1553b for system on chip☆24Feb 2, 2018Updated 8 years ago
- Initial 0.0.1 push☆13Jun 10, 2016Updated 9 years ago
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆11Sep 22, 2020Updated 5 years ago
- ☆14Aug 1, 2023Updated 2 years ago
- ☆15Jun 7, 2022Updated 3 years ago
- Eagle design files of a two layer PCB for the ALTERA EP3C5E144 FPGA, including a FTDI USB2.0 controller, 2x 80 MSPS ADC, GPIO, JTAG, conf…☆13Apr 1, 2015Updated 10 years ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆40Apr 3, 2023Updated 2 years ago
- ☆36Aug 19, 2020Updated 5 years ago
- ☆16Dec 16, 2021Updated 4 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆26Mar 1, 2021Updated 5 years ago
- Online documentation can be found at https://minres.github.io/SCViewer/☆21Feb 11, 2024Updated 2 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 7 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆229Apr 23, 2024Updated last year
- AXI MIPI CSI2 RX FPGA core and kernel driver☆19Jul 4, 2015Updated 10 years ago
- Contains examples to start with Kactus2.☆23Aug 5, 2024Updated last year
- ☆20Jun 18, 2022Updated 3 years ago
- ☆89May 4, 2017Updated 8 years ago
- ☆25Jun 21, 2024Updated last year
- Ethernet switch implementation written in Verilog☆59Jun 13, 2023Updated 2 years ago
- An open source hardware engine for Open vSwitch on FPGA☆26Dec 8, 2012Updated 13 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 3 years ago
- How to Accelerate an Image Upscaling CNN on FPGA Using HLS☆26Oct 6, 2021Updated 4 years ago
- ☆24Nov 3, 2016Updated 9 years ago
- ☆27Apr 13, 2022Updated 3 years ago
- ☆11May 31, 2016Updated 9 years ago
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- Python package for IBIS-AMI model development and testing☆34Updated this week
- Distributed Accelerator OS☆64Apr 6, 2022Updated 3 years ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆28Mar 9, 2023Updated 2 years ago
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- Documents for ARM☆35May 8, 2025Updated 9 months ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆31Updated this week
- AES hardware engine for Xilinx Zynq platform☆32Aug 22, 2021Updated 4 years ago
- PSAS Standard Operating Procedures and launch day instructions☆14Aug 5, 2020Updated 5 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆12Nov 14, 2022Updated 3 years ago