Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps
☆48Apr 3, 2023Updated 3 years ago
Alternatives and similar repositories for LMAC_CORE3
Users that are interested in LMAC_CORE3 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 3 years ago
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆12Sep 22, 2020Updated 5 years ago
- ☆22Jul 28, 2021Updated 5 years ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆41Apr 3, 2023Updated 3 years ago
- ☆10Jul 29, 2018Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 100 Gbps TCP/IP stack for Vitis shells☆241Apr 23, 2024Updated 2 years ago
- ☆36Aug 19, 2020Updated 6 years ago
- development interface mil-std-1553b for system on chip☆26Feb 2, 2018Updated 8 years ago
- ☆15Aug 1, 2023Updated 3 years ago
- ☆16Jun 7, 2022Updated 4 years ago
- Misc documentation and specifications☆14Feb 26, 2022Updated 4 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆32Mar 9, 2023Updated 3 years ago
- ☆27Jun 21, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Eagle design files of a two layer PCB for the ALTERA EP3C5E144 FPGA, including a FTDI USB2.0 controller, 2x 80 MSPS ADC, GPIO, JTAG, conf…☆13Apr 1, 2015Updated 11 years ago
- Initial 0.0.1 push☆13Jun 10, 2016Updated 10 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 8 years ago
- [CVPR 2025] Eva is an event-based obstacle avoidance network running on the AMD Xilinx DPU FPGA.☆16Nov 15, 2025Updated 9 months ago
- Ethernet switch implementation written in Verilog☆66Jun 13, 2023Updated 3 years ago
- HDMI with Verilog and an FPGA.☆20Sep 12, 2023Updated 2 years ago
- A sphinx extension that allows including wavedrom diagrams by using its text-based representation☆40Sep 3, 2024Updated 2 years ago
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆35Jul 7, 2026Updated last month
- An Advanced Open-Source, Miniaturized FPGA UAS Platform with Dual DVS/Frame Camera for Cutting-Edge Low-Latency Autonomous Algorithms☆19Oct 11, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Implementation of Lucas–Kanade optical flow in Matlab.☆10Aug 23, 2019Updated 7 years ago
- ☆16Dec 16, 2021Updated 4 years ago
- An OpenFlow implementation for the NetFPGA-10G card☆19Feb 18, 2015Updated 11 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Aug 23, 2026Updated last week
- Distributed Accelerator OS☆70Apr 6, 2022Updated 4 years ago
- 校队控制组第一次训练——旋转倒立摆☆13Jun 5, 2017Updated 9 years ago
- TX only RoCEv2. Super stripped down version of a RoCEv2 endpoint.☆74Jun 7, 2026Updated 2 months ago
- Network Tap based on the ZedBoard and Ethernet FMC☆16Jul 7, 2026Updated last month
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆20Jan 29, 2026Updated 7 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆17Apr 7, 2026Updated 4 months ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆40Jun 10, 2026Updated 2 months ago
- Direct Access Memory for MPSoC☆13Aug 7, 2026Updated 3 weeks ago
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12Jul 7, 2026Updated last month
- Superscalar Out-of-Order NPU Design on FPGA☆16May 17, 2024Updated 2 years ago
- Материалы к статье "Препарируем Hyper V"☆13Nov 5, 2014Updated 11 years ago
- The Go programming language☆15Aug 27, 2018Updated 8 years ago