Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps
☆48Apr 3, 2023Updated 3 years ago
Alternatives and similar repositories for LMAC_CORE3
Users that are interested in LMAC_CORE3 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 3 years ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆42Apr 3, 2023Updated 3 years ago
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆12Sep 22, 2020Updated 6 years ago
- ☆22Jul 28, 2021Updated 5 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆243Apr 23, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V soft-core PEs for TaPaSCo☆24Jul 24, 2026Updated 3 months ago
- development interface mil-std-1553b for system on chip☆26Feb 2, 2018Updated 8 years ago
- Multi-port BRAM IP for ASIC and FPGA☆14Apr 21, 2021Updated 5 years ago
- Distributed Accelerator OS☆70Apr 6, 2022Updated 4 years ago
- ☆10Jul 29, 2018Updated 8 years ago
- Core protocol to AXI bridge☆11Sep 30, 2019Updated 7 years ago
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12Oct 12, 2026Updated 3 weeks ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 8 years ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆31Mar 9, 2023Updated 3 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Direct Access Memory for MPSoC☆13Oct 19, 2026Updated 2 weeks ago
- ☆16Jun 7, 2022Updated 4 years ago
- Sphinx extension for embedding KiCAD board views created with PcbDraw☆12Jun 27, 2021Updated 5 years ago
- Misc documentation and specifications☆14Feb 26, 2022Updated 4 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 8 years ago
- ☆17Apr 7, 2026Updated 6 months ago
- ☆15Aug 1, 2023Updated 3 years ago
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆35Oct 12, 2026Updated 3 weeks ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆39Jun 10, 2026Updated 4 months ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆13Jul 18, 2017Updated 9 years ago
- SystemVerilog implementation of a Dynamically Weighted Round Robin arbiter☆14Mar 21, 2017Updated 9 years ago
- NetFPGA 1G CML Live development repository☆14Jun 23, 2020Updated 6 years ago
- Eagle design files of a two layer PCB for the ALTERA EP3C5E144 FPGA, including a FTDI USB2.0 controller, 2x 80 MSPS ADC, GPIO, JTAG, conf…☆13Apr 1, 2015Updated 11 years ago
- NVMe driver for MicroBlaze on Zynq UltraScale+ MPSoC☆11Feb 7, 2020Updated 6 years ago
- Virtio front-end and back-end bridge, implemented with FPGA.☆30Sep 16, 2020Updated 6 years ago
- H265 decoder write in verilog, verified on Xilinx ZYNQ7035☆88Sep 2, 2021Updated 5 years ago
- ☆10May 3, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- DASS HLS Compiler☆30Oct 4, 2023Updated 3 years ago
- IP core with AXI interface for reading the Device DNA from the PL of Zynq 7000 devices☆14Nov 25, 2021Updated 4 years ago
- Verilog modules for software-defined radio.☆20Dec 31, 2012Updated 13 years ago
- PLL Simulator in SystemC-AMS☆11Oct 25, 2026Updated last week
- An open-source RTL NVMe controller IP for Xilinx FPGA.☆64Feb 25, 2021Updated 5 years ago
- ☆20Jun 18, 2022Updated 4 years ago
- ☆36Aug 19, 2020Updated 6 years ago