Caribou: Distributed Smart Storage built with FPGAs
☆69Jul 25, 2018Updated 7 years ago
Alternatives and similar repositories for caribou
Users that are interested in caribou are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆28May 2, 2017Updated 9 years ago
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 7 years ago
- doppioDB - A hardware accelerated database☆51May 2, 2017Updated 9 years ago
- Distributed Accelerator OS☆67Apr 6, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- This repo contains the Limago code☆93May 8, 2025Updated 11 months ago
- Accelerating the regular expression matching on FPGA for applications in Networking and Bioinformatics.☆13Nov 24, 2017Updated 8 years ago
- LeapIO: Efficient and Portable Virtual NVMe Storage on ARM SoCs (ASPLOS'20)☆30Oct 3, 2021Updated 4 years ago
- Networking Template Library for Vivado HLS☆29Jul 12, 2020Updated 5 years ago
- A networked FPGA key-value store written in Clash☆30Apr 1, 2024Updated 2 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆915Apr 15, 2026Updated 3 weeks ago
- An infrastructure for inline acceleration of network applications☆30Oct 25, 2021Updated 4 years ago
- ☆21Dec 9, 2018Updated 7 years ago
- Decision Trees Inference☆14Apr 25, 2018Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆137Sep 11, 2021Updated 4 years ago
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 8 years ago
- Simple hash table on Verilog (SystemVerilog)☆52Apr 3, 2016Updated 10 years ago
- ☆74Feb 11, 2025Updated last year
- A user-level TCP/IP stack with NIC offload of stateful TCP operations☆72Apr 15, 2026Updated 3 weeks ago
- ☆57Jun 22, 2022Updated 3 years ago
- FPGA-based stochastic gradient descent (powered by ZipML - Low-precision machine learning on reconfigurable hardware)☆33Feb 10, 2020Updated 6 years ago
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆23Dec 14, 2018Updated 7 years ago
- Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow☆93Mar 9, 2026Updated last month
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 10 years ago
- P4-14/16 Bluespec Compiler☆90Apr 4, 2026Updated last month
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- Heston implementation for Zynq with Vivado HLS☆16Jun 30, 2015Updated 10 years ago
- TCP Offload Engine☆78Nov 18, 2017Updated 8 years ago
- Fletcher: A framework to integrate FPGA accelerators with Apache Arrow☆231Aug 11, 2025Updated 8 months ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆230Apr 23, 2024Updated 2 years ago
- Verilog PCI express components☆26Jun 26, 2023Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Apr 27, 2026Updated last week
- Wishbone SATA Controller☆25Oct 16, 2025Updated 6 months ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- TCP/IP and UDP/IP protocol stack off-loading☆19Aug 9, 2020Updated 5 years ago
- Networking Overlay on PYNQ☆51Mar 5, 2019Updated 7 years ago
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆143Aug 17, 2023Updated 2 years ago