fpgasystems / caribouLinks
Caribou: Distributed Smart Storage built with FPGAs
☆68Updated 7 years ago
Alternatives and similar repositories for caribou
Users that are interested in caribou are comparing it to the libraries listed below
Sorting:
- pcie-bench code for NetFPGA/VCU709 cards☆42Updated 7 years ago
- Networking Template Library for Vivado HLS☆29Updated 5 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 8 years ago
- Distributed Accelerator OS☆63Updated 3 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆73Updated last year
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 10 months ago
- CAPI SNAP Framework Hardware and Software☆110Updated 4 years ago
- Simple hash table on Verilog (SystemVerilog)☆50Updated 9 years ago
- OmniXtend cache coherence protocol☆82Updated 6 months ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆83Updated 3 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- Connectal is a framework for software-driven hardware development.☆176Updated 2 years ago
- A home for Genesis2 sources.☆43Updated 5 months ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆104Updated 2 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆21Updated 5 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆134Updated 4 years ago
- ☆22Updated 4 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆69Updated 11 months ago
- Virtio implementation in SystemVerilog☆48Updated 7 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆25Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 6 years ago
- ☆35Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs☆18Updated 8 years ago
- ☆26Updated 4 years ago
- NetFPGA-SUME public repository☆112Updated 10 years ago
- AMD OpenNIC Shell includes the HDL source files☆134Updated 11 months ago
- corundum work on vu13p☆22Updated 2 years ago
- ☆88Updated 2 years ago