fpgasystems / caribou
Caribou: Distributed Smart Storage built with FPGAs
☆64Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for caribou
- Distributed Accelerator OS☆60Updated 2 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆64Updated 2 months ago
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 7 years ago
- Networking Template Library for Vivado HLS☆28Updated 4 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆33Updated 6 years ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆72Updated 2 years ago
- Virtio implementation in SystemVerilog☆46Updated 6 years ago
- Verilog Content Addressable Memory Module☆102Updated 2 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆55Updated 8 months ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆122Updated 3 years ago
- Ethernet switch implementation written in Verilog☆40Updated last year
- ☆22Updated 3 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆44Updated 8 years ago
- OmniXtend cache coherence protocol☆78Updated 4 years ago
- Connectal is a framework for software-driven hardware development.☆161Updated last year
- ☆66Updated last year
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆103Updated 4 months ago
- Riscy Processors - Open-Sourced RISC-V Processors☆72Updated 5 years ago
- A home for Genesis2 sources.☆38Updated 3 years ago
- ☆15Updated 3 years ago
- Simple hash table on Verilog (SystemVerilog)☆47Updated 8 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- OPAE porting to Xilinx FPGA devices.☆38Updated 4 years ago
- AMD OpenNIC Shell includes the HDL source files☆99Updated 5 months ago
- Network packet parser generator☆50Updated 4 years ago
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 4 years ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆42Updated last year
- The Shang high-level synthesis framework☆119Updated 10 years ago
- doppioDB - A hardware accelerated database☆48Updated 7 years ago