Distributed Accelerator OS
☆70Apr 6, 2022Updated 4 years ago
Alternatives and similar repositories for davos
Users that are interested in davos are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆974Oct 21, 2026Updated last week
- This repo contains the Limago code☆99May 8, 2025Updated last year
- Networking Template Library for Vivado HLS☆30Jul 12, 2020Updated 6 years ago
- Business Rule Engine Hardware Accelerator☆15Jun 18, 2020Updated 6 years ago
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆147Aug 17, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- An infrastructure for inline acceleration of network applications☆30Oct 25, 2021Updated 5 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆72Jul 25, 2018Updated 8 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆138Sep 11, 2021Updated 5 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆28May 2, 2017Updated 9 years ago
- ☆57Dec 10, 2019Updated 6 years ago
- ☆61Oct 29, 2020Updated 6 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆243Apr 23, 2024Updated 2 years ago
- Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"☆18May 20, 2022Updated 4 years ago
- FPGA-based HyperLogLog Accelerator☆12Jul 13, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆60Jul 11, 2024Updated 2 years ago
- Open-NVM Software Source Code☆10Jul 3, 2015Updated 11 years ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆180Mar 20, 2025Updated last year
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆111Jun 30, 2025Updated last year
- ☆21Dec 9, 2018Updated 7 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆46Jul 27, 2018Updated 8 years ago
- TCP Offload Engine☆79Nov 18, 2017Updated 8 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆48Apr 3, 2023Updated 3 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆79Jan 29, 2017Updated 9 years ago
- The code for both the framework and experiments from the NSDI '19 paper "Loom: Flexible and Efficient NIC Packet Scheduling"☆31Feb 4, 2019Updated 7 years ago
- PCIe DMA Subsystem based on Xilinx XAPP1171☆48Jun 6, 2023Updated 3 years ago
- A crypto accelerator written for HLS to an FPGA that actually makes it slower than running it on your computer☆19Dec 11, 2018Updated 7 years ago
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆468Oct 22, 2026Updated last week
- Xilinx DMA IP Drivers☆870Oct 22, 2026Updated last week
- VNx: Vitis Network Examples☆167Aug 25, 2025Updated last year
- A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark☆49Jul 10, 2021Updated 5 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆38Oct 26, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FPU Generator☆21Updated this week
- DPDK Drivers for AMD OpenNIC☆36Jul 20, 2023Updated 3 years ago
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 9 years ago
- TCL scripts for FPGA (Xilinx)☆36Jul 5, 2022Updated 4 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆19Aug 28, 2019Updated 7 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆41Jun 10, 2026Updated 4 months ago
- Virtio implementation in SystemVerilog☆50Jan 23, 2018Updated 8 years ago