fpgasystems / davos
Distributed Accelerator OS
☆60Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for davos
- AMD OpenNIC driver includes the Linux kernel driver☆55Updated 8 months ago
- Verilog Content Addressable Memory Module☆102Updated 2 years ago
- AMD OpenNIC Shell includes the HDL source files☆99Updated 5 months ago
- Ethernet switch implementation written in Verilog☆40Updated last year
- ☆22Updated 3 years ago
- This repo contains the Limago code☆78Updated 2 years ago
- The official repository of the HUAWEI CLOUD FPGA Development Kit based on HUAWEI CLOUD FPGA Accelerated Cloud Server.☆50Updated 5 years ago
- OPAE porting to Xilinx FPGA devices.☆38Updated 4 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆184Updated 6 months ago
- VNx: Vitis Network Examples☆137Updated 3 months ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆122Updated 3 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆64Updated 2 months ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆41Updated 3 years ago
- ☆45Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆95Updated last year
- Introductory examples for using PYNQ with Alveo☆48Updated last year
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆103Updated 4 months ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆104Updated 3 weeks ago
- ☆47Updated 3 years ago
- Open source FPGA-based NIC and platform for in-network compute☆58Updated 2 weeks ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆95Updated last year
- For publishing the source for UG1352 "Get Moving with Alveo"☆47Updated 4 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆16Updated 5 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 7 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆93Updated this week
- Framework for FPGA-accelerated Middlebox Development☆40Updated last year
- Caribou: Distributed Smart Storage built with FPGAs☆64Updated 6 years ago
- PCI express simulation framework for Cocotb☆139Updated 11 months ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆38Updated last year
- HLS for Networks-on-Chip☆31Updated 3 years ago