yhqiu16 / NVMeCHALinks
NVMe Controller featuring Hardware Acceleration
☆94Updated 4 years ago
Alternatives and similar repositories for NVMeCHA
Users that are interested in NVMeCHA are comparing it to the libraries listed below
Sorting:
- ☆79Updated 3 years ago
- An open-source RTL NVMe controller IP for Xilinx FPGA.☆56Updated 4 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- Verilog Content Addressable Memory Module☆114Updated 3 years ago
- ☆67Updated 4 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆45Updated 2 years ago
- Verilog Ethernet Switch (layer 2)☆49Updated 2 years ago
- PCI express simulation framework for Cocotb☆179Updated last month
- Open-Channel Open-Way Flash Controller☆17Updated 4 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆141Updated 2 years ago
- 国产VU13P加速卡资料☆79Updated 7 months ago
- Open source FPGA-based NIC and platform for in-network compute☆66Updated 2 months ago
- ☆36Updated 5 years ago
- Hardware Assisted IEEE 1588 IP Core☆29Updated 11 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆65Updated 5 months ago
- Ethernet interface modules for Cocotb☆70Updated last month
- AXI Interface Nand Flash Controller (Sync mode)☆96Updated last year
- understanding of cocotb (In Chinese Only)☆20Updated 4 months ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆82Updated 7 years ago
- Ethernet switch implementation written in Verilog☆54Updated 2 years ago
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆46Updated 10 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- Implementation of the PCIe physical layer☆50Updated 3 months ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆75Updated last year
- TCAM (Ternary Content-Addressable Memory) in Verilog☆53Updated 2 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆32Updated 6 years ago
- round robin arbiter☆75Updated 11 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- Verilog digital signal processing components☆157Updated 2 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago