fpgasystems/dma-driver external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

fpgasystems/dma-driver

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/fpgasystems/dma-driver)

Close

fpgasystems / dma-driverView on GitHubMore

• External links
• Readme badge

☆21Dec 9, 2018Updated 7 years ago

Alternatives and similar repositories for dma-driver

Users that are interested in dma-driver are comparing it to the libraries listed below

• NetTLP / adapter

  View on GitHub
  An FPGA-based NetTLP adapter
  ☆27Mar 10, 2020Updated 6 years ago
• MicroTCA-Tech-Lab / libudmaio

  View on GitHub
  Userspace I/O library for Xilinx AXI S2MM DMA
  ☆11Sep 9, 2025Updated 6 months ago
• RTSYork / unvme-zynq

  View on GitHub
  User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)
  ☆11Sep 26, 2018Updated 7 years ago
• KutuSystems / XilinxIP

  View on GitHub
  Xilinx IP repository
  ☆13May 5, 2018Updated 7 years ago
• fpgasystems / fpga-hyperloglog

  View on GitHub
  FPGA-based HyperLogLog Accelerator
  ☆12Jul 13, 2020Updated 5 years ago
• enclustra / PetalinuxDocumentation

  View on GitHub
  ☆17Sep 5, 2025Updated 6 months ago
• giuseppedongiovanni / nvme_comp_storage

  View on GitHub
  Computational Storage Device based on the open source project OpenSSD.
  ☆31Oct 25, 2020Updated 5 years ago
• Bucknalla / ip_cores

  View on GitHub
  Verilog IP Cores & Tests
  ☆13May 3, 2018Updated 7 years ago
• FelixWinterstein / FPGA-shared-mem

  View on GitHub
  Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs
  ☆18Dec 7, 2017Updated 8 years ago
• awilliam / tests

  View on GitHub
  Random test code
  ☆20Jun 26, 2025Updated 8 months ago
• acsl-technion / ntl

  View on GitHub
  Networking Template Library for Vivado HLS
  ☆28Jul 12, 2020Updated 5 years ago
• hukenovs / adc_configurator

  View on GitHub
  ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)
  ☆13Aug 29, 2018Updated 7 years ago
• mlzxy / VCNN

  View on GitHub
  ☆10Sep 3, 2016Updated 9 years ago
• ngiambla / libmem

  View on GitHub
  ☆10Jan 15, 2023Updated 3 years ago
• chinkwo / FPGA-multiboot

  View on GitHub
  通过SPI协议实现FPGA multiboot在线升级功能
  ☆13May 17, 2018Updated 7 years ago
• ArchC / SystemC

  View on GitHub
  Accellera SystemC Releases and Patches
  ☆12Feb 3, 2018Updated 8 years ago
• runityru / cephctl

  View on GitHub
  Small utility to control Ceph cluster configuration just like any other declarative configuration
  ☆14Jan 21, 2026Updated 2 months ago
• patocarr / axi-traffic-gen

  View on GitHub
  File editor for the Xilinx AXI Traffic Generator IP
  ☆17Feb 9, 2026Updated last month
• ariavie / bcm

  View on GitHub
  ☆11Sep 7, 2015Updated 10 years ago
• fpgasystems / davos

  View on GitHub
  Distributed Accelerator OS
  ☆65Apr 6, 2022Updated 3 years ago
• mike-rankin / ESP32_BLE_Xaiomi

  View on GitHub
  ☆14Feb 18, 2021Updated 5 years ago
• Py-Script / cilimao-cli

  View on GitHub
  命令行磁力链接查询工具
  ☆14Dec 1, 2018Updated 7 years ago
• opennetworkinglab / SDKLT

  View on GitHub
  Logical Table Based Switch Software Development Kit
  ☆15Jul 13, 2022Updated 3 years ago
• egk696 / an-ethernet-controller

  View on GitHub
  A lightweight Ethernet MAC Controller IP for FPGA prototyping
  ☆14Oct 19, 2020Updated 5 years ago
• FDU-ME-ARC / NVMeCHA

  View on GitHub
  ☆21Jul 28, 2021Updated 4 years ago
• coltonshane / SSD_Test

  View on GitHub
  SSD test project using Zynq Ultrascale+ bare metal NVMe.
  ☆22Oct 8, 2021Updated 4 years ago
• pulp-platform / apb_uart_sv

  View on GitHub
  ☆14Jul 5, 2019Updated 6 years ago
• hellgate202 / crc_calc

  View on GitHub
  Simple and effective parallel CRC calculator written in synthesizable SystemVerilog
  ☆15Apr 11, 2019Updated 6 years ago
• q3k / vraytekdigor

  View on GitHub
  Migrated to Codeberg
  ☆10Apr 21, 2024Updated last year
• antmicro / openssd-nvme

  View on GitHub
  ☆36Mar 10, 2021Updated 5 years ago
• acsl-technion / gaia

  View on GitHub
  Unifies OS page cache for heterogeneous systems
  ☆12Jul 26, 2019Updated 6 years ago
• fpgasystems / caribou

  View on GitHub
  Caribou: Distributed Smart Storage built with FPGAs
  ☆68Jul 25, 2018Updated 7 years ago
• ekigwana / adi_dmac_iio_client

  View on GitHub
  Client Driver for this HDL module: https://github.com/analogdevicesinc/hdl/tree/master/library/axi_dmac
  ☆17Mar 10, 2022Updated 4 years ago
• yu-zou / DirectNVM

  View on GitHub
  An open-source RTL NVMe controller IP for Xilinx FPGA.
  ☆58Feb 25, 2021Updated 5 years ago
• chai-benchmarks / chai-fpga

  View on GitHub
  Collaborative Execution Strategies for Heterogeneous CPU-FPGA Architectures
  ☆11Apr 23, 2019Updated 6 years ago
• peekjef72 / httpapi_exporter

  View on GitHub
  generic http REST API exporter
  ☆17Jul 29, 2025Updated 7 months ago
• PrincetonUniversity / IMDb-Archive

  View on GitHub
  ILA Model Database
  ☆24Sep 27, 2020Updated 5 years ago
• Xilinx / vck190-base-trd

  View on GitHub
  ☆16Oct 11, 2022Updated 3 years ago
• pulp-platform / cvfpu

  View on GitHub
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆18Feb 25, 2026Updated 3 weeks ago