hpcn-uam/100G-fpga-network-stack-core external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

hpcn-uam/100G-fpga-network-stack-core

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/hpcn-uam/100G-fpga-network-stack-core)

Close

hpcn-uam / 100G-fpga-network-stack-coreView on GitHubMore

• External links
• Readme badge

This repo contains the Limago code

☆92May 8, 2025Updated 9 months ago

Alternatives and similar repositories for 100G-fpga-network-stack-core

Users that are interested in 100G-fpga-network-stack-core are comparing it to the libraries listed below

• hpcn-uam / Limago

  View on GitHub
  Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack
  ☆136Sep 11, 2021Updated 4 years ago
• fpgasystems / fpga-network-stack

  View on GitHub
  Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
  ☆899Updated this week
• fpgasystems / davos

  View on GitHub
  Distributed Accelerator OS
  ☆64Apr 6, 2022Updated 3 years ago
• hpcn-uam / efficient_checksum-offload-engine

  View on GitHub
  Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…
  ☆18Aug 28, 2019Updated 6 years ago
• Xilinx / xup_vitis_network_example

  View on GitHub
  VNx: Vitis Network Examples
  ☆157Aug 25, 2025Updated 6 months ago
• fpgasystems / Vitis_with_100Gbps_TCP-IP

  View on GitHub
  100 Gbps TCP/IP stack for Vitis shells
  ☆229Apr 23, 2024Updated last year
• alexforencich / verilog-cam

  View on GitHub
  Verilog Content Addressable Memory Module
  ☆115Mar 2, 2022Updated 4 years ago
• AakashKT / CuckooHashingHLS

  View on GitHub
  HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/
  ☆14Dec 4, 2018Updated 7 years ago
• fpgasystems / caribou

  View on GitHub
  Caribou: Distributed Smart Storage built with FPGAs
  ☆68Jul 25, 2018Updated 7 years ago
• acsl-technion / nica

  View on GitHub
  An infrastructure for inline acceleration of network applications
  ☆30Oct 25, 2021Updated 4 years ago
• acsl-technion / ntl

  View on GitHub
  Networking Template Library for Vivado HLS
  ☆28Jul 12, 2020Updated 5 years ago
• Xilinx / open-nic-shell

  View on GitHub
  AMD OpenNIC Shell includes the HDL source files
  ☆136Jan 2, 2025Updated last year
• NetFPGA / NetFPGA-PLUS

  View on GitHub
  ☆57Jul 11, 2024Updated last year
• minmit / tonic

  View on GitHub
  A Programmable Hardware Architecture for Network Transport Logic
  ☆36Oct 26, 2021Updated 4 years ago
• alexforencich / corundum

  View on GitHub
  Open source FPGA-based NIC and platform for in-network compute
  ☆67Aug 21, 2025Updated 6 months ago
• fpgasystems / dma-driver

  View on GitHub
  ☆21Dec 9, 2018Updated 7 years ago
• multitenancy-project / menshen

  View on GitHub
  ☆55Jun 22, 2022Updated 3 years ago
• sach / System-Verilog-Packet-Library

  View on GitHub
  System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers
  ☆81Mar 6, 2019Updated 7 years ago
• fpgasystems / groundhog

  View on GitHub
  Groundhog - Serial ATA Host Bus Adapter
  ☆24Jun 10, 2018Updated 7 years ago
• axbryd / FlowBlaze

  View on GitHub
  FlowBlaze: Stateful Packet Processing in Hardware
  ☆71Nov 16, 2022Updated 3 years ago
• argonne-lcf / AIaccelerators-SC23-tutorial

  View on GitHub
  AI Accelerators-SC23-tutorial Repository
  ☆11Nov 12, 2023Updated 2 years ago
• corundum / verilog-pcie

  View on GitHub
  Verilog PCI express components
  ☆25Jun 26, 2023Updated 2 years ago
• FDU-ME-ARC / NVMeCHA

  View on GitHub
  ☆21Jul 28, 2021Updated 4 years ago
• tymonx / virtio

  View on GitHub
  Virtio implementation in SystemVerilog
  ☆48Jan 23, 2018Updated 8 years ago
• Xilinx / open-nic-driver

  View on GitHub
  AMD OpenNIC driver includes the Linux kernel driver
  ☆73Jan 3, 2025Updated last year
• UofT-HPRC / fpga-bpf

  View on GitHub
  A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark
  ☆50Jul 10, 2021Updated 4 years ago
• WukLab / FPGA-OS

  View on GitHub
  ☆36Jan 21, 2021Updated 5 years ago
• Xilinx / HLS_packet_processing

  View on GitHub
  ☆49Dec 10, 2019Updated 6 years ago
• MoatLab / LeapIO

  View on GitHub
  LeapIO: Efficient and Portable Virtual NVMe Storage on ARM SoCs (ASPLOS'20)
  ☆29Oct 3, 2021Updated 4 years ago
• corundum / corundum

  View on GitHub
  Open source FPGA-based NIC and platform for in-network compute
  ☆2,222Jul 5, 2024Updated last year
• erickerrigan / protoip

  View on GitHub
  IP prototyping in FPGA hardware
  ☆18Aug 28, 2018Updated 7 years ago
• corundum / ethernet-switch

  View on GitHub
  Ethernet switch implementation written in Verilog
  ☆59Jun 13, 2023Updated 2 years ago
• opensmartnic / awesome-smartnic

  View on GitHub
  A curated list of awesome smartnic tutorials, papers and projects.
  ☆292Oct 27, 2025Updated 4 months ago
• NetSys / irn-vivado-hls

  View on GitHub
  IRN's packet processing logic synthesized using Xilinx Vivado HLS
  ☆23Dec 14, 2018Updated 7 years ago
• vishal1303 / PIEO-Scheduler

  View on GitHub
  A Fast, Scalable and Programmable Packet Scheduler in Hardware
  ☆37Jul 2, 2019Updated 6 years ago
• maswx / vu13p

  View on GitHub
  国产VU13P加速卡资料
  ☆83Mar 17, 2025Updated 11 months ago
• hpb-project / TOE

  View on GitHub
  TCP Offload Engine
  ☆78Nov 18, 2017Updated 8 years ago
• yhqiu16 / NVMeCHA

  View on GitHub
  NVMe Controller featuring Hardware Acceleration
  ☆101Jun 23, 2021Updated 4 years ago
• axbryd / warp-artifacts

  View on GitHub
  Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"
  ☆17May 20, 2022Updated 3 years ago