hpcn-uam / 100G-fpga-network-stack-coreLinks
This repo contains the Limago code
☆87Updated 4 months ago
Alternatives and similar repositories for 100G-fpga-network-stack-core
Users that are interested in 100G-fpga-network-stack-core are comparing it to the libraries listed below
Sorting:
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆132Updated 4 years ago
- AMD OpenNIC Shell includes the HDL source files☆127Updated 9 months ago
- AMD OpenNIC driver includes the Linux kernel driver☆69Updated 9 months ago
- VNx: Vitis Network Examples☆154Updated last month
- ☆47Updated 5 years ago
- Distributed Accelerator OS☆63Updated 3 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆219Updated last year
- Verilog Content Addressable Memory Module☆113Updated 3 years ago
- Ethernet switch implementation written in Verilog☆54Updated 2 years ago
- Open source FPGA-based NIC and platform for in-network compute☆198Updated last year
- AMD OpenNIC Project Overview☆284Updated 2 years ago
- Open source FPGA-based NIC and platform for in-network compute☆66Updated last month
- PCI express simulation framework for Cocotb☆179Updated 3 weeks ago
- ☆26Updated 4 years ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆53Updated last year
- NVMe Controller featuring Hardware Acceleration☆93Updated 4 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- Framework for FPGA-accelerated Middlebox Development☆46Updated 2 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆67Updated 8 years ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆76Updated 6 years ago
- Simple hash table on Verilog (SystemVerilog)☆50Updated 9 years ago
- Example designs for FPGA Drive FMC☆264Updated 8 months ago
- Ethernet interface modules for Cocotb☆70Updated 3 weeks ago
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆46Updated 10 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆26Updated 3 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆45Updated 2 years ago
- ☆53Updated last year
- Verilog network module. Models network traffic from pcap to AXI-Stream☆23Updated 4 years ago
- ☆78Updated 10 years ago
- ☆79Updated 3 years ago