hpcn-uam / 100G-fpga-network-stack-coreLinks
This repo contains the Limago code
☆86Updated 2 months ago
Alternatives and similar repositories for 100G-fpga-network-stack-core
Users that are interested in 100G-fpga-network-stack-core are comparing it to the libraries listed below
Sorting:
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆127Updated 3 years ago
- AMD OpenNIC Shell includes the HDL source files☆118Updated 7 months ago
- VNx: Vitis Network Examples☆151Updated last year
- AMD OpenNIC driver includes the Linux kernel driver☆67Updated 7 months ago
- Distributed Accelerator OS☆63Updated 3 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆213Updated last year
- ☆47Updated 5 years ago
- Ethernet switch implementation written in Verilog☆51Updated 2 years ago
- Verilog Content Addressable Memory Module☆107Updated 3 years ago
- AMD OpenNIC Project Overview☆273Updated 2 years ago
- ☆25Updated 4 years ago
- Open source FPGA-based NIC and platform for in-network compute☆197Updated last year
- Open source FPGA-based NIC and platform for in-network compute☆67Updated 9 months ago
- PCI express simulation framework for Cocotb☆170Updated 3 months ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- NVMe Controller featuring Hardware Acceleration☆90Updated 4 years ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆53Updated last year
- Framework for FPGA-accelerated Middlebox Development☆45Updated 2 years ago
- Simple hash table on Verilog (SystemVerilog)☆49Updated 9 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 6 months ago
- ☆53Updated last year
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆142Updated 4 months ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- ☆77Updated 10 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆44Updated 10 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆26Updated 3 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆66Updated 2 months ago
- Example designs for FPGA Drive FMC☆258Updated 6 months ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆71Updated 11 months ago