hpcn-uam / 100G-fpga-network-stack-core
This repo contains the Limago code
☆80Updated 2 years ago
Alternatives and similar repositories for 100G-fpga-network-stack-core:
Users that are interested in 100G-fpga-network-stack-core are comparing it to the libraries listed below
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆124Updated 3 years ago
- AMD OpenNIC Shell includes the HDL source files☆107Updated last month
- Distributed Accelerator OS☆61Updated 2 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆194Updated 9 months ago
- AMD OpenNIC driver includes the Linux kernel driver☆64Updated last month
- VNx: Vitis Network Examples☆141Updated 6 months ago
- ☆45Updated 5 years ago
- Verilog Content Addressable Memory Module☆101Updated 2 years ago
- Ethernet switch implementation written in Verilog☆43Updated last year
- ☆22Updated 3 years ago
- Open source FPGA-based NIC and platform for in-network compute☆60Updated 3 months ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆41Updated last year
- Ethernet interface modules for Cocotb☆59Updated last year
- PCI express simulation framework for Cocotb☆149Updated last year
- Open source FPGA-based NIC and platform for in-network compute☆190Updated 9 months ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 3 weeks ago
- Framework for FPGA-accelerated Middlebox Development☆43Updated 2 years ago
- ☆70Updated 10 years ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆45Updated last year
- ☆16Updated 3 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆61Updated 8 years ago
- SDAccel Development Environment Tutorials☆108Updated 4 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- AMD OpenNIC Project Overview☆240Updated 2 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆73Updated 5 years ago
- Simple hash table on Verilog (SystemVerilog)☆48Updated 8 years ago
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆43Updated 10 years ago
- BlackParrot on Zynq☆27Updated 3 weeks ago
- AMD Xilinx University Program Vivado tutorial☆35Updated 2 years ago