hpcn-uam / 100G-fpga-network-stack-coreLinks
This repo contains the Limago code
☆90Updated 8 months ago
Alternatives and similar repositories for 100G-fpga-network-stack-core
Users that are interested in 100G-fpga-network-stack-core are comparing it to the libraries listed below
Sorting:
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆134Updated 4 years ago
- AMD OpenNIC Shell includes the HDL source files☆135Updated last year
- VNx: Vitis Network Examples☆156Updated 4 months ago
- AMD OpenNIC driver includes the Linux kernel driver☆70Updated last year
- 100 Gbps TCP/IP stack for Vitis shells☆227Updated last year
- Distributed Accelerator OS☆63Updated 3 years ago
- ☆48Updated 6 years ago
- Verilog Content Addressable Memory Module☆113Updated 3 years ago
- ☆27Updated 4 years ago
- Open source FPGA-based NIC and platform for in-network compute☆67Updated 4 months ago
- Ethernet switch implementation written in Verilog☆57Updated 2 years ago
- PCI express simulation framework for Cocotb☆186Updated 4 months ago
- Open source FPGA-based NIC and platform for in-network compute☆204Updated last year
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 5 years ago
- AMD OpenNIC Project Overview☆295Updated 3 years ago
- NVMe Controller featuring Hardware Acceleration☆101Updated 4 years ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆54Updated 2 years ago
- Ethernet interface modules for Cocotb☆73Updated 4 months ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆46Updated 2 years ago
- ☆80Updated 11 years ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆79Updated 6 years ago
- Framework for FPGA-accelerated Middlebox Development☆49Updated 2 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆72Updated 8 years ago
- ☆53Updated last year
- Simple hash table on Verilog (SystemVerilog)☆51Updated 9 years ago
- ☆80Updated 3 years ago
- Verilog Ethernet Switch (layer 2)☆50Updated 2 years ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆129Updated 3 weeks ago
- AMD Xilinx University Program Vivado tutorial☆43Updated 2 years ago
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆320Updated this week