hpcn-uam / 100G-fpga-network-stack-core
This repo contains the Limago code
☆78Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for 100G-fpga-network-stack-core
- VNx: Vitis Network Examples☆137Updated 3 months ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆122Updated 3 years ago
- AMD OpenNIC Shell includes the HDL source files☆99Updated 4 months ago
- AMD OpenNIC driver includes the Linux kernel driver☆55Updated 7 months ago
- 100 Gbps TCP/IP stack for Vitis shells☆184Updated 6 months ago
- ☆45Updated 4 years ago
- Distributed Accelerator OS☆60Updated 2 years ago
- Ethernet switch implementation written in Verilog☆40Updated last year
- Verilog Content Addressable Memory Module☆101Updated 2 years ago
- ☆47Updated 3 months ago
- Framework for FPGA-accelerated Middlebox Development☆39Updated last year
- ☆20Updated 3 years ago
- Open source FPGA-based NIC and platform for in-network compute☆58Updated last week
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆38Updated last year
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆103Updated 4 months ago
- AMD OpenNIC Project Overview☆226Updated last year
- PCI express simulation framework for Cocotb☆139Updated 11 months ago
- Open source FPGA-based NIC and platform for in-network compute☆178Updated 6 months ago
- Simple hash table on Verilog (SystemVerilog)☆47Updated 8 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆61Updated 7 years ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆42Updated last year
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆68Updated 5 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆40Updated 3 years ago
- ☆66Updated 10 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆16Updated 5 years ago
- Hardware Assisted IEEE 1588 IP Core☆23Updated 10 years ago
- Ethernet interface modules for Cocotb☆56Updated last year
- OPAE porting to Xilinx FPGA devices.☆38Updated 4 years ago
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆41Updated 9 years ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆71Updated 2 years ago