hpcn-uam / Limago
Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack
☆124Updated 3 years ago
Alternatives and similar repositories for Limago:
Users that are interested in Limago are comparing it to the libraries listed below
- This repo contains the Limago code☆80Updated 2 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆203Updated 11 months ago
- VNx: Vitis Network Examples☆144Updated 7 months ago
- Open source FPGA-based NIC and platform for in-network compute☆190Updated 10 months ago
- AMD OpenNIC Shell includes the HDL source files☆112Updated 2 months ago
- PCI express simulation framework for Cocotb☆154Updated last year
- Verilog Content Addressable Memory Module☆104Updated 3 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated last month
- AMD OpenNIC driver includes the Linux kernel driver☆65Updated 2 months ago
- Framework providing operating system abstractions and a range of shared networking (RDMA, TCP/IP) and memory services to common modern he…☆245Updated last week
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆68Updated 6 months ago
- AMD OpenNIC Project Overview☆248Updated 2 years ago
- Ethernet switch implementation written in Verilog☆44Updated last year
- NVMe Controller featuring Hardware Acceleration☆83Updated 3 years ago
- ☆46Updated 5 years ago
- Altera Advanced Synthesis Cookbook 11.0☆101Updated last year
- Simple hash table on Verilog (SystemVerilog)☆48Updated 8 years ago
- Distributed Accelerator OS☆62Updated 2 years ago
- Example designs for FPGA Drive FMC☆238Updated 2 months ago
- AXI interface modules for Cocotb☆245Updated last year
- Open source FPGA-based NIC and platform for in-network compute☆61Updated 4 months ago
- ☆22Updated 3 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆121Updated 2 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆114Updated 3 months ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆132Updated this week
- ☆71Updated 10 years ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆150Updated 2 years ago
- Ethernet interface modules for Cocotb☆60Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated last week
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆62Updated 8 years ago