hpcn-uam / LimagoLinks
Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack
☆126Updated 3 years ago
Alternatives and similar repositories for Limago
Users that are interested in Limago are comparing it to the libraries listed below
Sorting:
- This repo contains the Limago code☆85Updated 3 weeks ago
- 100 Gbps TCP/IP stack for Vitis shells☆209Updated last year
- Open source FPGA-based NIC and platform for in-network compute☆195Updated last year
- VNx: Vitis Network Examples☆149Updated 10 months ago
- Verilog Content Addressable Memory Module☆107Updated 3 years ago
- PCI express simulation framework for Cocotb☆163Updated last month
- AMD OpenNIC Shell includes the HDL source files☆117Updated 5 months ago
- Simple hash table on Verilog (SystemVerilog)☆49Updated 9 years ago
- Ethernet switch implementation written in Verilog☆47Updated last year
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆68Updated 9 months ago
- AMD OpenNIC driver includes the Linux kernel driver☆67Updated 4 months ago
- Distributed Accelerator OS☆62Updated 3 years ago
- ☆46Updated 5 years ago
- AXI interface modules for Cocotb☆261Updated last year
- Connectal is a framework for software-driven hardware development.☆170Updated last year
- ☆23Updated 4 years ago
- Example designs for FPGA Drive FMC☆250Updated 4 months ago
- AMD OpenNIC Project Overview☆262Updated 2 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 4 months ago
- Ethernet interface modules for Cocotb☆64Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆159Updated last week
- Build Customized FPGA Implementations for Vivado☆320Updated this week
- Altera Advanced Synthesis Cookbook 11.0☆104Updated 2 years ago
- ☆58Updated 4 years ago
- NVMe Controller featuring Hardware Acceleration☆88Updated 3 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆138Updated 8 months ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- Hardware Assisted IEEE 1588 IP Core☆29Updated 10 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- ☆75Updated 10 years ago