hpcn-uam / Limago
Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack
☆123Updated 3 years ago
Alternatives and similar repositories for Limago:
Users that are interested in Limago are comparing it to the libraries listed below
- 100 Gbps TCP/IP stack for Vitis shells☆191Updated 8 months ago
- This repo contains the Limago code☆79Updated 2 years ago
- VNx: Vitis Network Examples☆141Updated 5 months ago
- PCI express simulation framework for Cocotb☆145Updated last year
- Verilog Content Addressable Memory Module☆101Updated 2 years ago
- Open source FPGA-based NIC and platform for in-network compute☆187Updated 8 months ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆66Updated 4 months ago
- Framework providing operating system abstractions and a range of shared networking (RDMA, TCP/IP) and memory services to common modern he…☆229Updated last month
- AMD OpenNIC Shell includes the HDL source files☆106Updated 2 weeks ago
- Connectal is a framework for software-driven hardware development.☆163Updated last year
- AMD OpenNIC driver includes the Linux kernel driver☆64Updated 2 weeks ago
- Build Customized FPGA Implementations for Vivado☆300Updated this week
- Distributed Accelerator OS☆60Updated 2 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆103Updated 6 months ago
- Example designs for FPGA Drive FMC☆230Updated last week
- AMD OpenNIC Project Overview☆238Updated 2 years ago
- AXI interface modules for Cocotb☆221Updated last year
- Ethernet switch implementation written in Verilog☆43Updated last year
- Simple hash table on Verilog (SystemVerilog)☆48Updated 8 years ago
- ☆22Updated 3 years ago
- ☆45Updated 5 years ago
- Altera Advanced Synthesis Cookbook 11.0☆96Updated last year
- ☆70Updated 10 years ago
- Open source FPGA-based NIC and platform for in-network compute☆60Updated 2 months ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆43Updated last year
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆157Updated 2 months ago
- NVMe Controller featuring Hardware Acceleration☆80Updated 3 years ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆89Updated 2 weeks ago
- Network on Chip Implementation written in SytemVerilog☆164Updated 2 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆39Updated last year