Alternatives and similar repositories for Limago:

Users that are interested in Limago are comparing it to the libraries listed below

• fpgasystems / Vitis_with_100Gbps_TCP-IP
  100 Gbps TCP/IP stack for Vitis shells
  ☆194Updated 9 months ago
• hpcn-uam / 100G-fpga-network-stack-core
  This repo contains the Limago code
  ☆80Updated 2 years ago
• alexforencich / cocotbext-pcie
  PCI express simulation framework for Cocotb
  ☆149Updated last year
• Xilinx / xup_vitis_network_example
  VNx: Vitis Network Examples
  ☆141Updated 6 months ago
• alexforencich / verilog-cam
  Verilog Content Addressable Memory Module
  ☆101Updated 2 years ago
• ucsdsysnet / corundum
  Open source FPGA-based NIC and platform for in-network compute
  ☆190Updated 9 months ago
• fpgasystems / davos
  Distributed Accelerator OS
  ☆61Updated 2 years ago
• Xilinx / open-nic-shell
  AMD OpenNIC Shell includes the HDL source files
  ☆107Updated last month
• OpenCAPI / oc-accel
  OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology
  ☆68Updated 5 months ago
• corundum / ethernet-switch
  Ethernet switch implementation written in Verilog
  ☆43Updated last year
• Xilinx / open-nic
  AMD OpenNIC Project Overview
  ☆241Updated 2 years ago
• taichi-ishitani / tnoc
  Network on Chip Implementation written in SytemVerilog
  ☆167Updated 2 years ago
• Xilinx / open-nic-driver
  AMD OpenNIC driver includes the Linux kernel driver
  ☆64Updated last month
• fpgasystems / Coyote
  Framework providing operating system abstractions and a range of shared networking (RDMA, TCP/IP) and memory services to common modern he…
  ☆236Updated this week
• yhqiu16 / NVMeCHA
  NVMe Controller featuring Hardware Acceleration
  ☆81Updated 3 years ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆233Updated last year
• Xilinx / HLS_packet_processing
  ☆45Updated 5 years ago
• OPAE / intel-fpga-bbb
  Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs
  ☆104Updated 3 weeks ago
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆232Updated last month
• anan-cn / Open-Source-Network-on-Chip-Router-RTL
  ☆70Updated 10 years ago
• ananthbhat94 / DDR4MemoryController
  HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.
  ☆73Updated 6 years ago
• oprecomp / DDR4_controller
  ☆53Updated 4 years ago
• johan92 / fpga-hash-table
  Simple hash table on Verilog (SystemVerilog)
  ☆48Updated 8 years ago
• thomasrussellmurphy / stx_cookbook
  Altera Advanced Synthesis Cookbook 11.0
  ☆98Updated last year
• OSVVM / AXI4
  AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…
  ☆133Updated last week
• Xilinx / pcie_qdma_ats_example
  ☆22Updated 3 years ago
• Xilinx / RapidWright
  Build Customized FPGA Implementations for Vivado
  ☆302Updated last week
• lewiz-support / LMAC_CORE3
  Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps
  ☆41Updated last year
• alexforencich / corundum
  Open source FPGA-based NIC and platform for in-network compute
  ☆60Updated 3 months ago
• mmxsrup / axi4-interface
  AXI4 and AXI4-Lite interface definitions
  ☆92Updated 4 years ago