hpcn-uam / LimagoView external linksLinks
Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack
☆134Sep 11, 2021Updated 4 years ago
Alternatives and similar repositories for Limago
Users that are interested in Limago are comparing it to the libraries listed below
Sorting:
- This repo contains the Limago code☆91May 8, 2025Updated 9 months ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆895Updated this week
- 100 Gbps TCP/IP stack for Vitis shells☆228Apr 23, 2024Updated last year
- An infrastructure for inline acceleration of network applications☆30Oct 25, 2021Updated 4 years ago
- Networking Template Library for Vivado HLS☆28Jul 12, 2020Updated 5 years ago
- Distributed Accelerator OS☆63Apr 6, 2022Updated 3 years ago
- ☆36Jan 21, 2021Updated 5 years ago
- Open source FPGA-based NIC and platform for in-network compute☆2,206Jul 5, 2024Updated last year
- VNx: Vitis Network Examples☆156Aug 25, 2025Updated 5 months ago
- Flexible, high-performance TCP offload to SmartNICs using fine-grained parallelism☆60Feb 27, 2022Updated 3 years ago
- ☆54Jun 22, 2022Updated 3 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆36Oct 26, 2021Updated 4 years ago
- AMD OpenNIC Project Overview☆303Dec 20, 2022Updated 3 years ago
- P4 compatible HLS modules☆11Apr 23, 2018Updated 7 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆72Jan 3, 2025Updated last year
- ☆49Dec 10, 2019Updated 6 years ago
- Ethernet switch implementation written in Verilog☆58Jun 13, 2023Updated 2 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆68Jul 25, 2018Updated 7 years ago
- P4-14/16 Bluespec Compiler☆89Dec 26, 2017Updated 8 years ago
- AMD OpenNIC Shell includes the HDL source files☆136Jan 2, 2025Updated last year
- ☆16Dec 16, 2021Updated 4 years ago
- ☆15Sep 10, 2017Updated 8 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆101Jun 30, 2025Updated 7 months ago
- Network packet parser generator☆53Sep 11, 2020Updated 5 years ago
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆23Dec 14, 2018Updated 7 years ago
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆323Updated this week
- A curated list of awesome smartnic tutorials, papers and projects.☆291Oct 27, 2025Updated 3 months ago
- A crypto accelerator written for HLS to an FPGA that actually makes it slower than running it on your computer☆18Dec 11, 2018Updated 7 years ago
- Verilog Content Addressable Memory Module☆115Mar 2, 2022Updated 3 years ago
- Verilog Ethernet components for FPGA implementation☆2,850Feb 27, 2025Updated 11 months ago
- An FPGA-based NetTLP adapter☆27Mar 10, 2020Updated 5 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 7 years ago
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆37Jul 2, 2019Updated 6 years ago
- FlowBlaze: Stateful Packet Processing in Hardware☆71Nov 16, 2022Updated 3 years ago
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago
- ☆55Jul 11, 2024Updated last year
- AI Accelerators-SC23-tutorial Repository☆11Nov 12, 2023Updated 2 years ago