hpcn-uam / LimagoLinks
Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack
☆134Updated 4 years ago
Alternatives and similar repositories for Limago
Users that are interested in Limago are comparing it to the libraries listed below
Sorting:
- This repo contains the Limago code☆90Updated 8 months ago
- 100 Gbps TCP/IP stack for Vitis shells☆227Updated last year
- AMD OpenNIC Shell includes the HDL source files☆135Updated last year
- Open source FPGA-based NIC and platform for in-network compute☆204Updated last year
- VNx: Vitis Network Examples☆156Updated 4 months ago
- Verilog Content Addressable Memory Module☆113Updated 3 years ago
- PCI express simulation framework for Cocotb☆186Updated 4 months ago
- AMD OpenNIC driver includes the Linux kernel driver☆70Updated last year
- ☆48Updated 6 years ago
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆320Updated this week
- Distributed Accelerator OS☆63Updated 3 years ago
- ☆27Updated 4 years ago
- NVMe Controller featuring Hardware Acceleration☆101Updated 4 years ago
- AMD OpenNIC Project Overview☆295Updated 3 years ago
- Example designs for FPGA Drive FMC☆284Updated last year
- Ethernet switch implementation written in Verilog☆57Updated 2 years ago
- Recipe for FPGA cooking☆309Updated last year
- Connectal is a framework for software-driven hardware development.☆176Updated 2 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆73Updated last year
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 11 months ago
- Open source FPGA-based NIC and platform for in-network compute☆67Updated 4 months ago
- Simple hash table on Verilog (SystemVerilog)☆51Updated 9 years ago
- ☆80Updated 11 years ago
- Build Customized FPGA Implementations for Vivado☆354Updated last week
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 5 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆72Updated 8 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆84Updated 7 years ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆79Updated 6 years ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆82Updated 3 years ago
- Ethernet interface modules for Cocotb☆73Updated 4 months ago