hpcn-uam / LimagoLinks
Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack
☆129Updated 3 years ago
Alternatives and similar repositories for Limago
Users that are interested in Limago are comparing it to the libraries listed below
Sorting:
- 100 Gbps TCP/IP stack for Vitis shells☆217Updated last year
- This repo contains the Limago code☆86Updated 3 months ago
- AMD OpenNIC Shell includes the HDL source files☆123Updated 7 months ago
- VNx: Vitis Network Examples☆152Updated last year
- PCI express simulation framework for Cocotb☆173Updated 3 months ago
- Open source FPGA-based NIC and platform for in-network compute☆198Updated last year
- Verilog Content Addressable Memory Module☆108Updated 3 years ago
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆279Updated 3 weeks ago
- AMD OpenNIC Project Overview☆277Updated 2 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆67Updated 7 months ago
- Ethernet switch implementation written in Verilog☆53Updated 2 years ago
- Distributed Accelerator OS☆63Updated 3 years ago
- ☆47Updated 5 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆71Updated 11 months ago
- Recipe for FPGA cooking☆301Updated 10 months ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 6 months ago
- Simple hash table on Verilog (SystemVerilog)☆49Updated 9 years ago
- NVMe Controller featuring Hardware Acceleration☆92Updated 4 years ago
- ☆25Updated 4 years ago
- Example designs for FPGA Drive FMC☆262Updated 7 months ago
- Connectal is a framework for software-driven hardware development.☆172Updated last year
- TCAM (Ternary Content-Addressable Memory) in Verilog☆53Updated last year
- ☆77Updated 10 years ago
- Open source FPGA-based NIC and platform for in-network compute☆67Updated 9 months ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆81Updated 3 years ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆76Updated 6 years ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆113Updated this week
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- ☆64Updated 4 years ago
- Build Customized FPGA Implementations for Vivado☆336Updated this week