Xilinx/open-nic-shell external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

Xilinx/open-nic-shell

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/Xilinx/open-nic-shell)

Close

Xilinx / open-nic-shellView on GitHubMore

• External links
• Readme badge

AMD OpenNIC Shell includes the HDL source files

☆136Jan 2, 2025Updated last year

Alternatives and similar repositories for open-nic-shell

Users that are interested in open-nic-shell are comparing it to the libraries listed below

• Xilinx / open-nic-driver

  View on GitHub
  AMD OpenNIC driver includes the Linux kernel driver
  ☆72Jan 3, 2025Updated last year
• Xilinx / open-nic

  View on GitHub
  AMD OpenNIC Project Overview
  ☆305Dec 20, 2022Updated 3 years ago
• Xilinx / xup_vitis_network_example

  View on GitHub
  VNx: Vitis Network Examples
  ☆157Aug 25, 2025Updated 6 months ago
• Xilinx / open-nic-dpdk

  View on GitHub
  DPDK Drivers for AMD OpenNIC
  ☆30Jul 20, 2023Updated 2 years ago
• Xilinx / RecoNIC

  View on GitHub
  RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.
  ☆162Mar 20, 2025Updated 11 months ago
• NetFPGA / NetFPGA-PLUS

  View on GitHub
  ☆57Jul 11, 2024Updated last year
• fpgasystems / Vitis_with_100Gbps_TCP-IP

  View on GitHub
  100 Gbps TCP/IP stack for Vitis shells
  ☆229Apr 23, 2024Updated last year
• WukLab / FPGA-OS

  View on GitHub
  ☆36Jan 21, 2021Updated 5 years ago
• Xilinx / HLS_packet_processing

  View on GitHub
  ☆49Dec 10, 2019Updated 6 years ago
• alexforencich / corundum

  View on GitHub
  Open source FPGA-based NIC and platform for in-network compute
  ☆67Aug 21, 2025Updated 6 months ago
• fpgasystems / fpga-network-stack

  View on GitHub
  Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
  ☆897Feb 8, 2026Updated 3 weeks ago
• RC4ML / RPCNIC

  View on GitHub
  RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]
  ☆13Dec 9, 2024Updated last year
• fpgasystems / Coyote

  View on GitHub
  Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…
  ☆327Updated this week
• corundum / corundum

  View on GitHub
  Open source FPGA-based NIC and platform for in-network compute
  ☆2,214Jul 5, 2024Updated last year
• hpcn-uam / 100G-fpga-network-stack-core

  View on GitHub
  This repo contains the Limago code
  ☆92May 8, 2025Updated 9 months ago
• RSPwFPGAs / opae-xilinx

  View on GitHub
  OPAE porting to Xilinx FPGA devices.
  ☆39Aug 5, 2020Updated 5 years ago
• opensmartnic / awesome-smartnic

  View on GitHub
  A curated list of awesome smartnic tutorials, papers and projects.
  ☆291Oct 27, 2025Updated 4 months ago
• Xilinx / ACCL

  View on GitHub
  Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators
  ☆102Jun 30, 2025Updated 8 months ago
• acsl-technion / ntl

  View on GitHub
  Networking Template Library for Vivado HLS
  ☆28Jul 12, 2020Updated 5 years ago
• Xilinx / Alveo-PYNQ

  View on GitHub
  Introductory examples for using PYNQ with Alveo
  ☆52Mar 14, 2023Updated 2 years ago
• utnslab / RingleaderNIC

  View on GitHub
  ☆15Apr 18, 2023Updated 2 years ago
• maswx / vu13p_corundum

  View on GitHub
  corundum work on vu13p
  ☆23Nov 10, 2023Updated 2 years ago
• p4fpga / p4fpga

  View on GitHub
  P4-14/16 Bluespec Compiler
  ☆90Dec 26, 2017Updated 8 years ago
• ucsdsysnet / Rosebud

  View on GitHub
  Framework for FPGA-accelerated Middlebox Development
  ☆49Feb 18, 2023Updated 3 years ago
• axbryd / FlowBlaze

  View on GitHub
  FlowBlaze: Stateful Packet Processing in Hardware
  ☆71Nov 16, 2022Updated 3 years ago
• anirudhSK / drmt

  View on GitHub
  ☆15Sep 10, 2017Updated 8 years ago
• Xilinx / dma_ip_drivers

  View on GitHub
  Xilinx QDMA IP Drivers
  ☆765Dec 4, 2025Updated 2 months ago
• hpcn-uam / Limago

  View on GitHub
  Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack
  ☆136Sep 11, 2021Updated 4 years ago
• fpgasystems / hacc

  View on GitHub
  ETHZ Heterogeneous Accelerated Compute Cluster.
  ☆38Oct 7, 2025Updated 4 months ago
• fpgadeveloper / ethernet-fmc-axi-eth

  View on GitHub
  Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks
  ☆72Feb 19, 2026Updated last week
• minmit / tonic

  View on GitHub
  A Programmable Hardware Architecture for Network Transport Logic
  ☆36Oct 26, 2021Updated 4 years ago
• esnet / esnet-smartnic-hw

  View on GitHub
  ESnet SmartNIC hardware design repository.
  ☆61Updated this week
• datenlord / open-rdma

  View on GitHub
  RoCE v2 hardware and software implementation
  ☆183Sep 26, 2024Updated last year
• BrianHGinc / Verilog-Floating-Point-Clock-Divider

  View on GitHub
  Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…
  ☆21Feb 4, 2025Updated last year
• CastLab-KAIST / OpenMDS

  View on GitHub
  ☆14Jan 24, 2023Updated 3 years ago
• multitenancy-project / menshen

  View on GitHub
  ☆55Jun 22, 2022Updated 3 years ago
• Xilinx / pcie_qdma_ats_example

  View on GitHub
  ☆27Apr 28, 2021Updated 4 years ago
• NetTLP / adapter

  View on GitHub
  An FPGA-based NetTLP adapter
  ☆27Mar 10, 2020Updated 5 years ago
• Xilinx / AVED

  View on GitHub
  Alveo Versal Example Design
  ☆57Jan 28, 2026Updated last month